Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications

被引:9
|
作者
Vimala, P. [1 ]
Samuel, T. S. Arun [2 ]
Pandian, M. Karthigai [3 ]
机构
[1] Dayananda Sagar Coll Engn, Dept ECE, Bengaluru, India
[2] Natl Engn Coll, Dept ECE, Kovilpatti, India
[3] Sri Krishna Coll Technol, Dept ICE, Coimbatore, Tamil Nadu, India
关键词
Drain current; Single material; Double material; Triple material; Tri-gate TFET; TCAD; ANALYTICAL-MODEL; TUNNEL FET; MOSFET;
D O I
10.1007/s12633-019-00283-6
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In this article, a three-dimensional model of Tri-gate Tunnel Filed effect transistors (TFET) with different gate materials is proposed. Analysis and comparison of various structures such as single material gate, double material gate and triple material gate of a Tri-gate TFET is performed with respect to both DC and AC characteristics. Various electrical parameters that define the performance of a semiconductor device are verified using Silvaco TCAD Simulation results. Parameters analyzed in this work include surface potential, lateral electric field, total electric field along the channel, drain current, transconductance and output conductance of single material, double material and triple material Tri-gate TFETs. The comparative performance analysis shows a better DC and AC performance for Triple Material Tri-gate TFET (TMTGTFET) in comparison to single material and double material Tri-gate devices. It could be inferred that short channel effects are considerably reduced in a gate engineered Tri-Gate TFET structure and it also shows remarkable improvement in ON current as the current increases 45% for TMTGTFET when compared to a SMTG TFET. To improve the TMTGTFET performance, different dielectric materials are employed for device characteristics.
引用
收藏
页码:1819 / 1829
页数:11
相关论文
共 50 条
  • [1] Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications
    P. Vimala
    T. S. Arun Samuel
    M. Karthigai Pandian
    Silicon, 2020, 12 : 1819 - 1829
  • [2] Effects of High-k Dielectrics with Metal Gate for Electrical Characteristics of SOI TRI-GATE FinFET Transistor
    Rahou, Fatima Zohra
    Bouazza, A. Guen
    Bouazza, B.
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (04)
  • [3] Numerical study on the self-heating effects for vacuum/high-k gate dielectric tri-gate FinFETs
    Zhang, Guohe
    Lai, Junhua
    Zhu, Shengli
    Wei, Sufen
    Liang, Feng
    Yang, Cheng-Fu
    MICROELECTRONICS RELIABILITY, 2019, 95 : 52 - 57
  • [4] Impact of bias, doping and High-K dielectric on RF Stability Performance of Junctionless Tri-Gate Transistor
    Vyas, Lochan
    Akshay, Deshpande
    Sharma, Sanidhya Mohan
    Sivasankaran, K.
    Kannadassanand, D.
    Mallick, P. S.
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1377 - 1380
  • [5] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [6] Development of high-k gate dielectric materials
    Wu De-Qi
    Zhao Hong-Sheng
    Yao Jin-Cheng
    Zhang Dong-Yan
    Chang Ai-Min
    JOURNAL OF INORGANIC MATERIALS, 2008, 23 (05) : 865 - 871
  • [7] SOI Tri-Gate Nanowire MOSFETs for Ultra-Low Power LSI
    Saitoh, Masumi
    Ota, Kensuke
    Tanaka, Chika
    Uchida, Ken
    Numata, Toshinori
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [8] A Comparison of Analytical Modeling of Double Gate and Dual material Double Gate TFETs with high-K Stacked Gate-Oxide Structure for Low power Applications
    Dharshana, V.
    Fathima, A. Yasmina
    Harinie, S.
    Priamvatha, S. M. Bharathi
    Ajitha, V.
    Balamurugan, N. B.
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 92 - 96
  • [9] Nanoscale Tri Gate MOSFET for Ultra Low Power Applications Using High-k Dielectrics
    Nirmal, D.
    Kumar, P. Vijay
    Joy, Doreen
    Jebalin, Binola K.
    Kumar, N. Mohan
    PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 12 - 19
  • [10] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
    Jan, C-H
    Bhattacharya, U.
    Brain, R.
    Choi, S-J
    Curello, G.
    Gupta, G.
    Hafez, W.
    Jang, M.
    Kang, M.
    Komeyli, K.
    Leo, T.
    Nidhi, N.
    Pan, L.
    Park, J.
    Phoa, K.
    Rahman, A.
    Staus, C.
    Tashiro, H.
    Tsai, C.
    Vandervoorn, P.
    Yang, L.
    Yeh, J-Y
    Bai, P.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,