The Impact of Fringing Field on the Device Performance of a p-Channel Tunnel Field-Effect Transistor With a High-k Gate Dielectric

被引:25
|
作者
Mallik, Abhijit [1 ]
Chattopadhyay, Avik [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, Kolkata 700009, India
关键词
Band-to-band tunneling (BTBT); fringe-induced barrier lowering (FIBL); fringing field; high- and low-k dielectrics; tunnel field-effect transistor (TFET); IMPROVEMENT; FET;
D O I
10.1109/TED.2011.2173937
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Detailed investigation, with the help of extensive device simulations, of the effects of varying the dielectric constant k of the gate dielectric on the device performance of a p-channel tunnel field-effect transistor (p-TFET) is reported for the first time in this paper. It is observed that the fringing field arising out of a high-k gate dielectric degrades the device performance of a p-TFET, which is in contrast with its n-channel counterpart of a similar structure, where the same has been reported to yield better performance. The impact of the fringing field is found to be larger for a p-TFET with higher source doping. It is also found that the qualitative nature of the impact of the fringing field does not change with dimension scaling. On the other hand, the higher electric field due to increased oxide capacitance is found to be beneficial for a p-TFET when a high-k gate dielectric is used in it, as expected. It is also found that a low-k spacer is beneficial for a p-TFET, similar to that reported for an n-TFET of similar structure.
引用
收藏
页码:277 / 282
页数:6
相关论文
共 50 条
  • [1] The Impact of a High-κ Gate Dielectric on a p-Channel Tunnel Field-Effect Transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [2] Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 677 - 683
  • [3] A PNPN tunnel field-effect transistor with high-k gate and low-k fringe dielectrics
    Ning, Cui
    Liang Renrong
    Jing, Wang
    Wei, Zhou
    Jun, Xu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (08)
  • [4] A PNPN tunnel field-effect transistor with high-k gate and Iow-k fringe dielectrics
    崔宁
    梁仁荣
    王敬
    周卫
    许军
    Journal of Semiconductors, 2012, 33 (08) : 54 - 59
  • [5] Study of gate leakage current paths in p-channel tunnel field-effect transistor by current separation measurement and device simulation
    Mori, Takahiro
    Fukuda, Koichi
    Miyata, Noriyuki
    Morita, Yukinori
    Migita, Shinji
    Mizubayashi, Wataru
    Masahara, Meishoku
    Yasuda, Tetsuji
    Ota, Hiroyuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (03)
  • [6] Double Dielectric Spacer for the Enhancement of Silicon p-Channel Tunnel Field Effect Transistor Performance
    Virani, Hasanali G.
    Gundapaneni, Suresh
    Kottantharayil, Anil
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (04)
  • [7] Effect of Strain on Negative Bias Temperature Instability of Germanium p-Channel Field-Effect Transistor with High-κ Gate Dielectric
    Liu, Bin
    Lim, Phyllis Shi Ya
    Yeo, Yee-Chia
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 1055 - 1057
  • [8] Quantization, gate dielectric and channel length effect in double-gate tunnel field-effect transistor
    Mondol, Kalyan
    Hasan, Mehedi
    Siddique, Abdul Hasib
    Islam, Sharnali
    RESULTS IN PHYSICS, 2022, 34
  • [9] Threshold Voltage Tunability of p-Channel Metal Oxide Semiconductor Field-Effect Transistor with Ternary HfxMoyNz Metal Gate and Gd2O3 High-k Gate Dielectric
    Peng, Hsing-Kan
    Lai, Chao-Sung
    Wang, Jer-Chyi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [10] High performance tunnel field-effect transistor by gate and source engineering
    Huang, Ru
    Huang, Qianqian
    Chen, Shaowen
    Wu, Chunlei
    Wang, Jiaxin
    An, Xia
    Wang, Yangyuan
    NANOTECHNOLOGY, 2014, 25 (50)