Experimental and simulation study of charge transport mechanism in HfTiOx high-k gate dielectric on SiGe heterolayers

被引:0
|
作者
P P Maiti
Ajit Dash
S Guhathakurata
S Das
Atanu BAG
T P Dash
G Ahmad
C K MAITI
S Mallik
机构
[1] Biju Patnaik University of Technology,Department of Electronics and Communication Engineering
[2] NIST (Autonomous),Department of Electronics and Communication Engineering
[3] Silicon Institute of Technology,School of Advanced Materials Science and Engineering
[4] Sungkyunkwan University,Department of Electronics and Communication Engineering
[5] Siksha ‘O’ Anusandhan (Deemed to be University),Department of Electrical Engineering
[6] Dayalbagh Educational Institute,Department of Electronics and Communication Engineering
[7] Indian Institute of Technology Kharagpur,undefined
来源
关键词
Metal oxide semiconductor; high-; dielectric; leakage current; current conduction mechanism; barrier height;
D O I
暂无
中图分类号
学科分类号
摘要
Thin HfTiOx high-k gate dielectric (Ti ~26.6%) has been sputter-deposited on strained Si0.81Ge0.19 heterolayers. The energy band discontinuities and interface properties were studied using X-ray photoelectron spectroscopy. The conduction band offset, and valance band offset between HfTiOx and Si0.81Ge0.19 were found to be 1.34 and 2.52 eV, respectively. Further, temperature-dependent (300–500 K) current density–voltage measurements (J–V) were utilized to explore the underlying leakage current conduction mechanism. The conductive dislocation and emission barrier heights at the hetero-interface have also been extracted from temperature-dependent J–V measurement. The barrier height of 1.22 to 2.02 eV for Schottky emission and 0.76 to 1.26 eV for Poole–Frenkel emission were estimated at the hetero-interface. To better understand the conduction mechanism between the hetero-interface and temperature-dependent J–V, a calibrated TCAD simulation was carried out.
引用
收藏
相关论文
共 50 条
  • [21] A simulation framework for modeling charge transport and degradation in high-k stacks
    Larcher, Luca
    Padovani, Andrea
    Vandelli, Luca
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (04) : 658 - 665
  • [22] A simulation framework for modeling charge transport and degradation in high-k stacks
    Luca Larcher
    Andrea Padovani
    Luca Vandelli
    Journal of Computational Electronics, 2013, 12 : 658 - 665
  • [23] Impact of Hydrogen Bonds Limited Dipolar Disorder in High-k Polymer Gate Dielectric on Charge Carrier Transport in OFET
    Paruzel, Bartosz
    Pfleger, Jiri
    Brus, Jiri
    Mensik, Miroslav
    Piana, Francesco
    Acharya, Udit
    POLYMERS, 2020, 12 (04)
  • [24] Challenges and opportunities in high-k gate dielectric technology
    Niwa, M
    Harada, Y
    Yamamoto, K
    Hayashi, S
    Mitsuhashi, R
    Eriguchi, K
    Kubota, M
    Hoshino, Y
    Kido, Y
    Kwong, DL
    RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 99 - 115
  • [25] High-k polymer nanocomposites for gate dielectric applications
    Lu, Jiongxin
    Moon, Kyoung-Sik
    Wong, C. P.
    2007 12TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES, AND INTERFACES, 2007, : 80 - 84
  • [26] Characterization of High-k Gate Dielectric with Amorphous Nanostructure
    Ali Bahari
    Reza Gholipur
    Journal of Electronic Materials, 2013, 42 : 3529 - 3540
  • [27] Characterization of High-k Gate Dielectric with Amorphous Nanostructure
    Bahari, Ali
    Gholipur, Reza
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (12) : 3529 - 3540
  • [28] Theoretical analysis of high-k dielectric gate stacks
    Demkov, A. A.
    Sharia, O.
    Lee, J. K.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2032 - 2034
  • [29] Characterization of high-k gate dielectric/silicon interfaces
    Miyazaki, S
    APPLIED SURFACE SCIENCE, 2002, 190 (1-4) : 66 - 74
  • [30] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    M. V. Ganeswara Rao
    N. Ramanjaneyulu
    Balamurali Pydi
    Umamaheshwar Soma
    K. Rajesh Babu
    Satti Harichandra Prasad
    Transactions on Electrical and Electronic Materials, 2023, 24 : 557 - 569