Experimental and simulation study of charge transport mechanism in HfTiOx high-k gate dielectric on SiGe heterolayers

被引:0
|
作者
P P Maiti
Ajit Dash
S Guhathakurata
S Das
Atanu BAG
T P Dash
G Ahmad
C K MAITI
S Mallik
机构
[1] Biju Patnaik University of Technology,Department of Electronics and Communication Engineering
[2] NIST (Autonomous),Department of Electronics and Communication Engineering
[3] Silicon Institute of Technology,School of Advanced Materials Science and Engineering
[4] Sungkyunkwan University,Department of Electronics and Communication Engineering
[5] Siksha ‘O’ Anusandhan (Deemed to be University),Department of Electrical Engineering
[6] Dayalbagh Educational Institute,Department of Electronics and Communication Engineering
[7] Indian Institute of Technology Kharagpur,undefined
来源
关键词
Metal oxide semiconductor; high-; dielectric; leakage current; current conduction mechanism; barrier height;
D O I
暂无
中图分类号
学科分类号
摘要
Thin HfTiOx high-k gate dielectric (Ti ~26.6%) has been sputter-deposited on strained Si0.81Ge0.19 heterolayers. The energy band discontinuities and interface properties were studied using X-ray photoelectron spectroscopy. The conduction band offset, and valance band offset between HfTiOx and Si0.81Ge0.19 were found to be 1.34 and 2.52 eV, respectively. Further, temperature-dependent (300–500 K) current density–voltage measurements (J–V) were utilized to explore the underlying leakage current conduction mechanism. The conductive dislocation and emission barrier heights at the hetero-interface have also been extracted from temperature-dependent J–V measurement. The barrier height of 1.22 to 2.02 eV for Schottky emission and 0.76 to 1.26 eV for Poole–Frenkel emission were estimated at the hetero-interface. To better understand the conduction mechanism between the hetero-interface and temperature-dependent J–V, a calibrated TCAD simulation was carried out.
引用
收藏
相关论文
共 50 条
  • [41] Silicon nanowire NVM with high-k gate dielectric stack
    Zhu, Xiaoxiao
    Gu, D.
    Li, Qiliang
    Ioannou, D. E.
    Baumgart, H.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1957 - 1960
  • [42] Characterization of high-k gate dielectric films using SIMS
    Yamamoto, T
    Morita, N
    Sugiyama, N
    Karen, A
    Okuno, K
    APPLIED SURFACE SCIENCE, 2003, 203 : 516 - 519
  • [43] Density functional theory of high-k dielectric gate stacks
    Demkov, Alexander A.
    Sharia, Onise
    Luo, Xuhui
    Lee, Jaekwang
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 686 - 693
  • [44] Different noise mechanisms in high-k dielectric gate stacks
    Çelik-Butler, Z
    NOISE IN DEVICES AND CIRCUITS III, 2005, 5844 : 177 - 184
  • [45] Interdiffusion studies of high-k gate dielectric stack constituents
    Sivasubramiani, P
    Quevedo-Lopez, MA
    Lee, TH
    Kim, MJ
    Gnade, BE
    Wallace, RM
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 135 - +
  • [46] The properties of high-k gate dielectric films deposited on HRSOI
    Cheng, Xinhong
    Xu, Dapeng
    Song, Zhaorui
    He, Dawei
    Yu, Yuehui
    Zhao, Qingtai
    Shen, DaShen
    MICROELECTRONIC ENGINEERING, 2009, 86 (12) : 2404 - 2407
  • [47] Charge trapping characteristics in high-k gate dielectrics on germanium
    Mahata, C.
    Bera, M. K.
    Bose, P. K.
    Maiti, C. K.
    THIN SOLID FILMS, 2008, 517 (01) : 163 - 166
  • [48] Depth profiling of border traps in MOSFET with high-k gate dielectric by charge-pumping technique
    Lu, Chun-Yuan
    Chang-Liao, Kuei-Shu
    Tsai, Ping-Hung
    Wang, Tien-Ko
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (10) : 859 - 862
  • [49] Interface properties study on SiC MOS with high-k hafnium silicate gate dielectric
    Liang, Lin
    Li, Wei
    Li, Sichao
    Li, Xuefei
    Wu, Yanqing
    AIP ADVANCES, 2018, 8 (12):
  • [50] Reliability Study of MOS Devices by Profiling Trap Distribution in High-k Gate Dielectric
    Lu, Chun-Chang
    Chang-Liao, Kuei-Shu
    Tsao, Che-Hao
    Ko, Hsueh-Chao
    Hsu, Yao-Tung
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2013, 8 (04) : 366 - 368