Experimental and simulation study of charge transport mechanism in HfTiOx high-k gate dielectric on SiGe heterolayers

被引:0
|
作者
P P Maiti
Ajit Dash
S Guhathakurata
S Das
Atanu BAG
T P Dash
G Ahmad
C K MAITI
S Mallik
机构
[1] Biju Patnaik University of Technology,Department of Electronics and Communication Engineering
[2] NIST (Autonomous),Department of Electronics and Communication Engineering
[3] Silicon Institute of Technology,School of Advanced Materials Science and Engineering
[4] Sungkyunkwan University,Department of Electronics and Communication Engineering
[5] Siksha ‘O’ Anusandhan (Deemed to be University),Department of Electrical Engineering
[6] Dayalbagh Educational Institute,Department of Electronics and Communication Engineering
[7] Indian Institute of Technology Kharagpur,undefined
来源
关键词
Metal oxide semiconductor; high-; dielectric; leakage current; current conduction mechanism; barrier height;
D O I
暂无
中图分类号
学科分类号
摘要
Thin HfTiOx high-k gate dielectric (Ti ~26.6%) has been sputter-deposited on strained Si0.81Ge0.19 heterolayers. The energy band discontinuities and interface properties were studied using X-ray photoelectron spectroscopy. The conduction band offset, and valance band offset between HfTiOx and Si0.81Ge0.19 were found to be 1.34 and 2.52 eV, respectively. Further, temperature-dependent (300–500 K) current density–voltage measurements (J–V) were utilized to explore the underlying leakage current conduction mechanism. The conductive dislocation and emission barrier heights at the hetero-interface have also been extracted from temperature-dependent J–V measurement. The barrier height of 1.22 to 2.02 eV for Schottky emission and 0.76 to 1.26 eV for Poole–Frenkel emission were estimated at the hetero-interface. To better understand the conduction mechanism between the hetero-interface and temperature-dependent J–V, a calibrated TCAD simulation was carried out.
引用
收藏
相关论文
共 50 条
  • [31] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    Rao, M. V. Ganeswara
    Ramanjaneyulu, N.
    Pydi, Balamurali
    Soma, Umamaheshwar
    Babu, K. Rajesh
    Prasad, Satti Harichandra
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 557 - 569
  • [32] A simulation study of FIBL in Ge MOSFETs with high-k gate dielectrics
    Tan, Yoke Ping
    James, Mang-Kin Lau
    Zhang, Qingchun
    Wu, Nan
    Zhu, Chunxiang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 111 - 113
  • [33] Improved interface quality and charge-trapping characteristics of MOSFETs with high-k gate dielectric
    Park, H
    Rahman, MS
    Chang, M
    Lee, BH
    Choi, R
    Young, CD
    Hwang, H
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (10) : 725 - 727
  • [34] Effective dielectric thickness scaling for high-K gate dielectric MOSFETs
    Bhuwalka, KK
    Mohapatra, NR
    Narendra, SG
    Rao, VR
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 215 - 219
  • [35] An Experimental Study on Channel Backscattering in High-k/Metal Gate nMOSFETs
    Sagong, Hyun Chul
    Kang, Chang Yong
    Sohn, Chang-Woo
    Jeong, Eui-Young
    Choi, Do-Young
    Lee, Sang-Hyun
    Kim, Ye-Ram
    Jang, Jun-Woo
    Jeong, Yoon-Ha
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 171 - 174
  • [36] Study of the SOI MOSFET characteristics of high-k gate dielectric with quantum effect
    Cao Lei
    Liu Hong-Xia
    ACTA PHYSICA SINICA, 2012, 61 (24)
  • [37] Determination of the gate dielectric capacitance of ultrathin high-k layers
    Kar, S
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (07) : G476 - G481
  • [38] Threshold voltage instabilities in high-k gate dielectric stacks
    Zafar, S
    Kumar, A
    Gusev, E
    Cartier, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
  • [39] Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1500 - 1507
  • [40] Floating Gate Memory with Biomineralized Nanodots Embedded in High-k Gate Dielectric
    Ohara, Kosuke
    Yamashita, Ichiro
    Yaegashi, Toshitake
    Moniwa, Masahiro
    Yoshimaru, Masaki
    Uraoka, Yukiharu
    APPLIED PHYSICS EXPRESS, 2009, 2 (09)