Experimental and simulation study of charge transport mechanism in HfTiOx high-k gate dielectric on SiGe heterolayers

被引:0
|
作者
P P Maiti
Ajit Dash
S Guhathakurata
S Das
Atanu BAG
T P Dash
G Ahmad
C K MAITI
S Mallik
机构
[1] Biju Patnaik University of Technology,Department of Electronics and Communication Engineering
[2] NIST (Autonomous),Department of Electronics and Communication Engineering
[3] Silicon Institute of Technology,School of Advanced Materials Science and Engineering
[4] Sungkyunkwan University,Department of Electronics and Communication Engineering
[5] Siksha ‘O’ Anusandhan (Deemed to be University),Department of Electrical Engineering
[6] Dayalbagh Educational Institute,Department of Electronics and Communication Engineering
[7] Indian Institute of Technology Kharagpur,undefined
来源
关键词
Metal oxide semiconductor; high-; dielectric; leakage current; current conduction mechanism; barrier height;
D O I
暂无
中图分类号
学科分类号
摘要
Thin HfTiOx high-k gate dielectric (Ti ~26.6%) has been sputter-deposited on strained Si0.81Ge0.19 heterolayers. The energy band discontinuities and interface properties were studied using X-ray photoelectron spectroscopy. The conduction band offset, and valance band offset between HfTiOx and Si0.81Ge0.19 were found to be 1.34 and 2.52 eV, respectively. Further, temperature-dependent (300–500 K) current density–voltage measurements (J–V) were utilized to explore the underlying leakage current conduction mechanism. The conductive dislocation and emission barrier heights at the hetero-interface have also been extracted from temperature-dependent J–V measurement. The barrier height of 1.22 to 2.02 eV for Schottky emission and 0.76 to 1.26 eV for Poole–Frenkel emission were estimated at the hetero-interface. To better understand the conduction mechanism between the hetero-interface and temperature-dependent J–V, a calibrated TCAD simulation was carried out.
引用
收藏
相关论文
共 50 条
  • [1] Experimental and simulation study of charge transport mechanism in HfTiOx high-k gate dielectric on SiGe heterolayers
    Maiti, P. P.
    Dash, Ajit
    Guhathakurata, S.
    Das, S.
    Bag, Atanu
    Dash, T. P.
    Ahmad, G.
    Maiti, C. K.
    Mallik, S.
    BULLETIN OF MATERIALS SCIENCE, 2022, 45 (01)
  • [2] Ultrathin High -K Gate Dielectric Films On Strained-Si/SiGe Heterolayers
    Bera, M. K.
    Mahata, C.
    Maiti, C. K.
    IETE JOURNAL OF RESEARCH, 2007, 53 (03) : 237 - 251
  • [3] Study of Oxygen Vacancy in High-k Gate Dielectric by Charge Injection Technique
    Liao, P. J.
    Gao, S. H.
    Joshi, K.
    Lee, Y. -H.
    Lee, T. L.
    Wang, H. S.
    Chien, S. Y.
    Wang, J. S.
    Shih, J. R.
    Wu, K.
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [4] Simulation of Silicon FETs with a Fully Enclosed Gate with a High-k Gate Dielectric
    Masalskii N.V.
    Russian Microelectronics, 2023, 52 (04) : 228 - 232
  • [5] A charge transport study in diamond, surface passivated by high-k dielectric oxides
    Kovi, Kiran Kumar
    Majdi, Saman
    Gabrysch, Markus
    Isberg, Jan
    APPLIED PHYSICS LETTERS, 2014, 105 (20)
  • [6] HfAlOx high-k gate dielectric on SiGe: Interfacial reaction, energy-band alignment, and charge trapping properties
    Mallik, S.
    Mahata, C.
    Hota, M. K.
    Dalapati, G. K.
    Chi, D. Z.
    Sarkar, C. K.
    Maiti, C. K.
    MICROELECTRONIC ENGINEERING, 2010, 87 (11) : 2234 - 2240
  • [7] Charge trapping and dielectric relaxation in connection with breakdown of high-k gate dielectric stacks
    Luo, Wen
    Yuan, Tao
    Kuo, Yue
    Lu, Jiang
    Yan, Jiong
    Kuo, Way
    APPLIED PHYSICS LETTERS, 2006, 88 (20)
  • [8] Dielectric breakdown in high-K gate dielectrics - Mechanism and lifetime assessment
    Okada, Kenji
    Ota, Hiroyuki
    Nabatame, Toshihide
    Toriumi, Akira
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 36 - +
  • [9] Mechanism of charge trapping reduction in scaled high-k gate stacks
    Bersuker, G
    Lee, BH
    Huff, HR
    Gavartin, J
    Shluger, A
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 227 - +
  • [10] Carrier transport mechanism in La-incorporated high-k dielectric/metal gate stack MOSFETs
    Kwon, Hyuk-Min
    Choi, Won-Ho
    Han, In-Shik
    Na, Min-Ki
    Park, Sang-Uk
    Bok, Jung-Deuk
    Kang, Chang-Yong
    Lee, Byoung-Hun
    Jammy, Raj
    Lee, Hi-Deok
    MICROELECTRONIC ENGINEERING, 2011, 88 (12) : 3399 - 3403