A four-quadrant analog multiplier under a single power supply voltage

被引：0
|
作者：
Xiaobing Tao
Chao Liu
Tao Zhao
机构：
[1] Xidian University,
来源：
Analog Integrated Circuits and Signal Processing | 2012年 / 71卷
关键词：
Analog multiplier; Single supply voltage; Four quadrants; Small linearity error;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An analog multiplier driven by a single supply voltage is proposed. Some improvements are introduced so as to get a higher performance. The proposed analog multiplier can work precisely in four quadrants with a very small THD. An added OTA keeps the linearity error of the circuit smaller than 1%. The presented multiplier is designed on the 0.6 μm BCD process and the simulation results by HSPICE shows a perfect performance. It can be used in any system that requires a high performance analog multiplier.
引用
收藏
页码：525 / 530
页数：5
相关论文
共 50 条
  • [21] Low-Voltage low-Power Four-Quadrant Analog Multiplier In Current-Mode
    Aloui, Imen
    Hassen, Nejib
    Besbes, Kamel
    [J]. 2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 163 - 167
  • [22] Low Voltage Low Power Wide Range Fully Differential CMOS Four-Quadrant Analog Multiplier
    Mahmoud, Soliman A.
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 130 - 133
  • [23] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, W.
    Kuta, S.
    Jasielski, J.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
  • [24] Four-quadrant analog multiplier based on CMOS inverters
    Witold Machowski
    Stanisław Kuta
    Jacek Jasielski
    [J]. Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
  • [25] FOUR-QUADRANT ANALOG MULTIPLIER DOES MANY JOBS
    不详
    [J]. CONTROL ENGINEERING, 1969, 16 (11) : 76 - &
  • [26] A new wideband BiCMOS four-quadrant analog multiplier
    Hamed, HF
    Farg, FA
    El-Hakeem, MSA
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 729 - 732
  • [27] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, Witold
    Kuta, Stanistaw
    Jasielski, Jacek
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (03) : 249 - 259
  • [28] A 1.2 V CMOS four-quadrant analog multiplier
    Hsiao, SY
    Wu, CY
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244
  • [29] CMOS design of a low power and high precision four-quadrant analog multiplier
    Beyraghi, Naser
    Khoei, Abdollah
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
  • [30] Single-Ended Input Four-Quadrant Multiplier For Analog Neural Networks
    Aksin, Devrim Yilmaz
    Basyurt, Pinar Basak
    Uyanik, Hayri Ugur
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 307 - 310
12345