A four-quadrant analog multiplier under a single power supply voltage

被引：0
|
作者：
Xiaobing Tao
Chao Liu
Tao Zhao
机构：
[1] Xidian University,
来源：
Analog Integrated Circuits and Signal Processing | 2012年 / 71卷
关键词：
Analog multiplier; Single supply voltage; Four quadrants; Small linearity error;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An analog multiplier driven by a single supply voltage is proposed. Some improvements are introduced so as to get a higher performance. The proposed analog multiplier can work precisely in four quadrants with a very small THD. An added OTA keeps the linearity error of the circuit smaller than 1%. The presented multiplier is designed on the 0.6 μm BCD process and the simulation results by HSPICE shows a perfect performance. It can be used in any system that requires a high performance analog multiplier.
引用
收藏
页码：525 / 530
页数：5
相关论文
共 50 条
  • [1] A four-quadrant analog multiplier under a single power supply voltage
    Tao, Xiaobing
    Liu, Chao
    Zhao, Tao
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 525 - 530
  • [2] A low voltage supply four-quadrant analog multiplier circuit
    Sakul, Chalwat
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
  • [3] A low voltage supply four-quadrant analog multiplier circuit
    Sakul, Chaiwat
    Pongthana, Kajornsak
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 292 - +
  • [4] Low-voltage four-quadrant analog multiplier
    Motamed, A
    Hwang, C
    Ismail, M
    [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
  • [5] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [6] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
  • [7] CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
    Sobrinho de Sousa, Antonio Jose
    de Andrade, Fabian
    dos Santos, Hildeloi
    Goncalves, Gabriele
    Pereira, Maicon Deivid
    Santana, Edson
    Cunha, Ana Isabela
    [J]. 2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
  • [8] Design of a low-voltage BiCMOS four-quadrant analog multiplier
    Guan, Hui
    Tang, Yusheng
    [J]. Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2000, 20 (03): : 270 - 275
  • [9] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
  • [10] High Bandwidth Four-Quadrant Analog Multiplier
    Nikseresht, Sasan
    Azhari, Seyed Javad
    Danesh, Mohammadhadi
    [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
12345