Design of an efficient QCA-based median filter with energy dissipation analysis

被引:0
|
作者
Vasudeva Bevara
Syed Alihussain
P. N. S. B. S. V. Prasad
Pradyut K. Sanki
机构
[1] SRM University AP - Amaravati,
来源
关键词
Quantum-dot Cellular Automata (QCA); Comparator; Median filter; Energy dissipation; Compare and Selective Module;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot Cellular Automata (QCA) technology is emerging nanotechnology for designing low-power digital circuits and various high-performance calculations at the nanoscale dimension, as it is termed as an emerging technology in Digital Image Processing (DIP) due to having advantages like less area occupancy, low energy dissipation, and high speed as compared with conventional transistor-based technologies. This paper demonstrates the design & implementation of median filter (MF) using QCA technology. The MF plays an important role in DIP for the reduction in noise. The proposed QCA-based MF is designed in a single layer with less cell count and low latency. The MF is designed by using Compare and Selective Module (CSM). The proposed 1-bit,  2-bit & 4-bit CSM architectures occupy the area of 0.17,0.52&3.25μm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 0.17,~ 0.52 \& 3.25 \mu m^2$$\end{document} and use 118,  380 & 1963 QCA cells, respectively. The proposed CSM is further extended to a larger bit size. The QCA Designer-E simulation tool has been used to design, and verify all the proposed architectures. The energy dissipation has been simulated using a coherent vector engine setup. The total energy dissipation of 1-bit,  2-bit & 4-bit CSM architecture is 2.56×10-2,1.35×10-1&5.19×10-1eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 2.56 \times 10^{{ - 2}} ,1.35 \times 10^{{ - 1}} ~\,\& \,~5.19 \times 10^{{ - 1}} eV $$\end{document}, and the average energy dissipation is 2.31×10-3,1.22×10-2&4.71×10- 2eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 2.31 \times 10^{{ - 3}} ,\,~1.22 \times 10^{{ - 2}} \,\& \,{\text{4}}.{\text{71}} \times {\text{10}}^{{{\text{ - 2}}}} {\text{eV}} $$\end{document}, respectively. The total   &  average energy dissipation per cycle of the proposed MF is 41.72×10-1&38.26×10-2eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 41.72 \times 10^{{ - 1}} ~\,\& \,38.26 \times 10^{{ - 2}} eV $$\end{document}, respectively.
引用
收藏
页码:2984 / 3004
页数:20
相关论文
共 50 条
  • [31] Design of QCA-Based D Flip Flop and Memory Cell Using Rotated Majority Gate
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    SMART INNOVATIONS IN COMMUNICATION AND COMPUTATIONAL SCIENCES, VOL 2, 2019, 670 : 233 - 247
  • [32] Design of Ultra-Efficient Reversible Gate Based 1-bit Full Adder in QCA with Power Dissipation Analysis
    Bhat, Soha Maqbool
    Ahmed, Suhaib
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (12) : 4042 - 4063
  • [33] Design and analysis of area efficient QCA based reversible logic gates
    Singh, Gurmohan
    Sarin, R. K.
    Raj, Balwinder
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 59 - 68
  • [34] Design of Ultra-Efficient Reversible Gate Based 1-bit Full Adder in QCA with Power Dissipation Analysis
    Soha Maqbool Bhat
    Suhaib Ahmed
    International Journal of Theoretical Physics, 2019, 58 : 4042 - 4063
  • [35] Comprehensive and Comparative Analysis of QCA-based Circuit Designs for Next-generation Computation
    Jain, Vaibhav
    Sharma, Devendra Kumar
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Wen, Xiaoqing
    ACM COMPUTING SURVEYS, 2024, 56 (05)
  • [36] Survey, taxonomy, and methods of QCA-based design techniques-part II: reliability and security
    Fazili, Mohammad Mudakir
    Shah, Mohsin Fayaz
    Naz, Syed Farah
    Shah, Ambika Prasad
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (06)
  • [37] Design and analysis of efficient QCA reversible adders
    Hashemi, Sara
    Azghadi, Mostafa Rahimi
    Navi, Keivan
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (04): : 2106 - 2125
  • [38] An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation
    Gassoumi, Ismail
    Touil, Lamjed
    Mtibaa, Abdellatif
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2021, 2021
  • [39] Design and analysis of efficient QCA reversible adders
    Sara Hashemi
    Mostafa Rahimi Azghadi
    Keivan Navi
    The Journal of Supercomputing, 2019, 75 : 2106 - 2125
  • [40] Optimal design for 1:2n demultiplexer using QCA nanotechnology with energy dissipation analysis
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2021, 34 (06)