Design of an efficient QCA-based median filter with energy dissipation analysis

被引:0
|
作者
Vasudeva Bevara
Syed Alihussain
P. N. S. B. S. V. Prasad
Pradyut K. Sanki
机构
[1] SRM University AP - Amaravati,
来源
关键词
Quantum-dot Cellular Automata (QCA); Comparator; Median filter; Energy dissipation; Compare and Selective Module;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot Cellular Automata (QCA) technology is emerging nanotechnology for designing low-power digital circuits and various high-performance calculations at the nanoscale dimension, as it is termed as an emerging technology in Digital Image Processing (DIP) due to having advantages like less area occupancy, low energy dissipation, and high speed as compared with conventional transistor-based technologies. This paper demonstrates the design & implementation of median filter (MF) using QCA technology. The MF plays an important role in DIP for the reduction in noise. The proposed QCA-based MF is designed in a single layer with less cell count and low latency. The MF is designed by using Compare and Selective Module (CSM). The proposed 1-bit,  2-bit & 4-bit CSM architectures occupy the area of 0.17,0.52&3.25μm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 0.17,~ 0.52 \& 3.25 \mu m^2$$\end{document} and use 118,  380 & 1963 QCA cells, respectively. The proposed CSM is further extended to a larger bit size. The QCA Designer-E simulation tool has been used to design, and verify all the proposed architectures. The energy dissipation has been simulated using a coherent vector engine setup. The total energy dissipation of 1-bit,  2-bit & 4-bit CSM architecture is 2.56×10-2,1.35×10-1&5.19×10-1eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 2.56 \times 10^{{ - 2}} ,1.35 \times 10^{{ - 1}} ~\,\& \,~5.19 \times 10^{{ - 1}} eV $$\end{document}, and the average energy dissipation is 2.31×10-3,1.22×10-2&4.71×10- 2eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 2.31 \times 10^{{ - 3}} ,\,~1.22 \times 10^{{ - 2}} \,\& \,{\text{4}}.{\text{71}} \times {\text{10}}^{{{\text{ - 2}}}} {\text{eV}} $$\end{document}, respectively. The total   &  average energy dissipation per cycle of the proposed MF is 41.72×10-1&38.26×10-2eV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$ 41.72 \times 10^{{ - 1}} ~\,\& \,38.26 \times 10^{{ - 2}} eV $$\end{document}, respectively.
引用
收藏
页码:2984 / 3004
页数:20
相关论文
共 50 条
  • [21] QCA-based majority gate design under radius of effect-induced faults
    Patitz, ZD
    Park, N
    Choi, M
    Meyer, FJ
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 217 - 225
  • [22] An Efficient Design of QCA Based Memory
    Pratibha, S. K.
    Kumar, Vinay T. N.
    Sharan, Preeta
    PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 2750 - 2753
  • [23] QCA-Based PIPO and SIPO Shift Registers Using Cost-Optimized and Energy-Efficient D Flip Flop
    Nafees, Naira
    Ahmed, Suhaib
    Kakkar, Vipan
    Bahar, Ali Newaz
    Wahid, Khan A.
    Otsuki, Akira
    ELECTRONICS, 2022, 11 (19)
  • [24] Survey, taxonomy, and methods of QCA-based design techniques-part I: digital circuits
    Fazili, Mohammad Mudakir
    Shah, Mohsin Fayaz
    Naz, Syed Farah
    Shah, Ambika Prasad
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (06)
  • [25] Predicting Energy Dissipation in QCA-Based Layered-T Gates Under Cell Defects and Polarisation: A Study with Machine-Learning Models
    Dhar, Manali
    Mukherjee, Chiradeep
    Banerjee, Ananya
    Manna, Debasmita
    Panda, Saradindu
    Maji, Bansibadan
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (04): : 435 - 455
  • [26] Designing efficient QCA logical circuits with power dissipation analysis
    Sheikhfaal, Shadi
    Angizi, Shaahin
    Sarmadi, Soheil
    Moaiyeri, Mohammad Hossein
    Sayedsalehi, Samira
    MICROELECTRONICS JOURNAL, 2015, 46 (06) : 462 - 471
  • [27] An area-efficient, robust, and reversible QCA-based Hamming code generator, error detector, and corrector: design and performance estimation
    Kaity, Aishwarya
    Singh, Sangeeta
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (06) : 2622 - 2647
  • [28] Hardware Design of an Energy-Efficient High-Throughput Median Filter
    Lin, Shih-Hsiang
    Chen, Pei-Yin
    Lin, Chang-Hsing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1728 - 1732
  • [29] Energy-Efficient Median Filter on FPGA
    Sanny, Andrea
    Prasanna, Viktor K.
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [30] An area-efficient, robust, and reversible QCA-based Hamming code generator, error detector, and corrector: design and performance estimation
    Aishwarya Kaity
    Sangeeta Singh
    Journal of Computational Electronics, 2021, 20 : 2622 - 2647