A second-order two-channel time-interleaved delta-sigma modulator circuit design

被引:0
|
作者
Mahmud Abdoli
Esmaeil Najafiaghdam
机构
[1] Sahand University of Technology,Microelectronic Research Lab., EE Department
关键词
Delta-sigma modulator; Time interleaved delta sigma; High speed analog to digital converter; Block digital filtering; Noise coupled time interleaved delta-sigma modulator;
D O I
暂无
中图分类号
学科分类号
摘要
Among analog to digital converters, high speed ADCs are accomplished by the time interleaved delta-sigma modulators. The block digital filtering (BDF) method is a proper method to implement the Time-interleaved Delta-sigma modulators (TIDSM). In this method, M delta-sigma modulators are placed in parallel and the sampling rate in each of the parallel channel will be fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\mathrm{f}}_{\mathrm{s}}$$\end{document},whereby the effective sampling rate becomeM∗fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\mathrm{M}*{\mathrm{f}}_{\mathrm{s}}$$\end{document}. The serious disadvantage of the TIDSM based on BDF is that its NTF is equal to the standard structure. The time interleaved structure described in this paper is based on Noise Coupled time interleaved delta-sigma modulator (NC-TIDSM) that uses a noise-coupled between the channels. In this modulator not only the effective sampling is increased but also the overall noise transfer function order is increased by two or more without any additional active element. For implementation of the NC-TIDSM structure, the theoretical relations are proved and then these results have been verified by implementation of the second-order two-channel NC-TIDSM in circuit level and in an 180 nm CMOS technology. Using a 1.8 V supply, the SNDR of 62 dB in a 10 MHz signal band is achieved for the second-order two-channel NC-TIDSM.
引用
收藏
页码:457 / 466
页数:9
相关论文
共 50 条
  • [31] A second-order continuous-time delta-sigma modulator with double self noise coupling
    Yan, Haiyue
    He, Lin
    Ye, Yan
    Lin, Fujiang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 251 - 259
  • [32] A Second-order Delta-sigma Modulator for Battery Management System DC Measurement
    Park, Ji-Ho
    Boo, Jun-Ho
    Lim, Jae-Geun
    Kim, Hyoung-Jung
    Lee, Jae-Hyuk
    Park, Seong-Bo
    Ahn, Gil-Cho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2025, 25 (01) : 14 - 20
  • [33] A time-interleaved recursive loop band-pass delta-sigma modulator for a digital IFCDMA receiver
    Kwon, M
    Lee, J
    Han, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (07) : 389 - 393
  • [34] A time-interleaved switched-capacitor band-pass delta-sigma modulator with recursive loop
    Kwon, Minho
    Lee, Jungyoon
    Han, Gunhee
    IEICE Transactions on Electronics, 2004, E87-C (05) : 785 - 790
  • [35] A time-interleaved switched-capacitor band-pass delta-sigma modulator with recursive loop
    Kwon, M
    Lee, J
    Han, GH
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (05): : 785 - 790
  • [36] Gigasample Time-Interleaved Delta-Sigma Modulator for FPGA-based All-Digital Transmitters
    Cordeiro, Rui F.
    Oliveira, Arnaldo S. R.
    Vieira, Jose
    Silva, Nelson V.
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 222 - 227
  • [37] An area efficient time-interleaved parallel delta-sigma A/D converter
    Eshraghi, A
    Fiez, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A386 - A389
  • [38] Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback
    Jain, Ankesh
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 434 - 443
  • [39] Design and modeling of a mosfet-only second order delta-sigma modulator
    Cama, JMG
    Bota, SA
    Chapinal, G
    Montané, E
    Samitier, J
    MEASUREMENT, 2002, 31 (01) : 15 - 21
  • [40] Design of a Delayless Feedback Path Free 2nd-order Two-Path Time-Interleaved Discrete-Time Delta-Sigma Modulator- a New Approach
    Talebzadeh, Jafar
    Kale, Izzet
    2017 1ST IEEE CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS LATIN AMERICA (PRIME-LA), 2017, : 13 - 16