A second-order two-channel time-interleaved delta-sigma modulator circuit design

被引:0
|
作者
Mahmud Abdoli
Esmaeil Najafiaghdam
机构
[1] Sahand University of Technology,Microelectronic Research Lab., EE Department
关键词
Delta-sigma modulator; Time interleaved delta sigma; High speed analog to digital converter; Block digital filtering; Noise coupled time interleaved delta-sigma modulator;
D O I
暂无
中图分类号
学科分类号
摘要
Among analog to digital converters, high speed ADCs are accomplished by the time interleaved delta-sigma modulators. The block digital filtering (BDF) method is a proper method to implement the Time-interleaved Delta-sigma modulators (TIDSM). In this method, M delta-sigma modulators are placed in parallel and the sampling rate in each of the parallel channel will be fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\mathrm{f}}_{\mathrm{s}}$$\end{document},whereby the effective sampling rate becomeM∗fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\mathrm{M}*{\mathrm{f}}_{\mathrm{s}}$$\end{document}. The serious disadvantage of the TIDSM based on BDF is that its NTF is equal to the standard structure. The time interleaved structure described in this paper is based on Noise Coupled time interleaved delta-sigma modulator (NC-TIDSM) that uses a noise-coupled between the channels. In this modulator not only the effective sampling is increased but also the overall noise transfer function order is increased by two or more without any additional active element. For implementation of the NC-TIDSM structure, the theoretical relations are proved and then these results have been verified by implementation of the second-order two-channel NC-TIDSM in circuit level and in an 180 nm CMOS technology. Using a 1.8 V supply, the SNDR of 62 dB in a 10 MHz signal band is achieved for the second-order two-channel NC-TIDSM.
引用
收藏
页码:457 / 466
页数:9
相关论文
共 50 条
  • [41] A Second-Order DT Delta-Sigma Modulator with Noise-Shaping SAR Quantizer
    Park, Seong-Bo
    Boo, Jun-Ho
    Lim, Jae-Geun
    Kim, Hyoung-Jung
    Lee, Jae-Hyuk
    Cho, Won-Jun
    Ahn, Gil-Cho
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 89 - 90
  • [42] A 950-MHz IF second-order integrated LC bandpass delta-sigma modulator
    Gao, WN
    Snelgrove, WM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) : 723 - 732
  • [43] A Reconfigurable Continuous-Time Delta-Sigma Modulator Structure Using Hybrid Loop Filter and Time-Interleaved Quantizer
    Chen, Chen
    Jiang, Fangzhen
    Wane, Peng
    Chen, Yongli
    Xiao, Yan
    Le, Fule
    Xie, Xiang
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [44] Second-order delta-sigma modulation with interfered reference
    Huang, YC
    Wey, WS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (02) : 192 - 197
  • [45] Bandwidth enhancement in delta sigma modulator transmitter using low complexity time-interleaved parallel delta sigma modulator
    Majd, Nasser Erfani
    Ghafoorifard, Hassan
    Mohammadi, Abbas
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (07) : 1032 - 1038
  • [46] Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators
    Gharbiya, Ahmed
    Johns, David A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (12) : 1224 - 1228
  • [47] Time-interleaved Delta-Sigma modulators using zero-insertion interpolation
    Kozak, M
    Kale, I
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1406 - 1409
  • [48] The effect of noise cross-coupling on time-interleaved delta-sigma ADCs
    Pamarti, Sudhakar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 532 - 536
  • [49] A time-interleaved chopper-stabilized delta-sigma analog to digital converter
    Nguyen, VT
    Loumeau, P
    Naviner, JF
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 299 - 302
  • [50] A DAC Sharing and Linearization Technique for Time-Interleaved Incremental Delta-Sigma ADCs
    Flenning, Jesko
    Wicht, Bernhard
    Witte, Pascal
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,