Design of a Delayless Feedback Path Free 2nd-order Two-Path Time-Interleaved Discrete-Time Delta-Sigma Modulator- a New Approach

被引:0
|
作者
Talebzadeh, Jafar [1 ]
Kale, Izzet [1 ]
机构
[1] Univ Westminster London, Dept Engn, Appl DSP & VLSI Res Grp, London W1W 6UW, England
关键词
Time-Interleaved; Delta Sigma modulator; Signal-to-Noise Ratio;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
this paper presents the design procedure for a 2nd_order two-path Discrete-Time Time-Interleaved (DTTI) Delta Sigma modulator from a conventional single-loop 2nd-order Discrete-Time (DT) Delta Sigma modulator through the use of time domain equations and time-interleaving concepts [1]. The resulting modulator is free from the delayless feedback path and has only one set of integrators. The delayless feedback path issue in Time-Interleaved (TI) Delta Sigma modulators is a critical restriction for the implementation of TI Delta Sigma modulators and is effectively eliminated through the use of the approach proposed in this paper. The DTTI Delta Sigma modulator requires only three op-amps and two quantizers both of which work concurrently, in comparison to the single-loop DT counterpart that also deploys two op-amps. For an OverSampling Ratio (OSR) of 16 and a clock frequency of 640MHz, our simulation results show a maximum Signal-to-Noise Ratio (SNR) for the DTTI Delta Sigma modulator to be 70.5dB with an input bandwidth of 20MHz which has 15dB improvement in comparison to its single-loop, single-path DT counterpart.
引用
收藏
页码:13 / 16
页数:4
相关论文
共 9 条
  • [1] Design and Simulation of a 3rd-order Discrete-Time Time-Interleaved Delta-Sigma Modulator with Shared Integrators between Two Paths
    Talebzadeh, Jafar
    Kale, Izzet
    2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 197 - 200
  • [2] Domino free 4-path time-interleaved second order sigma-delta modulator
    Lee, KS
    Choi, Y
    Maloberti, F
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 473 - 476
  • [3] Domino free 4-path time-interleaved second order sigma-delta modulator
    Lee, KS
    Choi, YY
    Maloberti, F
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 43 (03) : 225 - 235
  • [4] Domino Free 4-Path Time-Interleaved Second Order Sigma-Delta Modulator
    Kye-shin Lee
    Yunyoung Choi
    Franco Maloberti
    Analog Integrated Circuits and Signal Processing, 2005, 43 : 225 - 235
  • [5] A second-order two-channel time-interleaved delta-sigma modulator circuit design
    Mahmud Abdoli
    Esmaeil Najafiaghdam
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 457 - 466
  • [6] A second-order two-channel time-interleaved delta-sigma modulator circuit design
    Abdoli, Mahmud
    Najafiaghdam, Esmaeil
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (03) : 457 - 466
  • [7] A Two-Channel Time-Interleaved Continuous-Time Third-Order CIFF-Based Delta-Sigma Modulator
    Hu, Yue
    Liu, Yuekai
    Qin, Xinyu
    Liu, Yan
    Guo, Mingqiang
    Sin, Sai-Weng
    Wang, Guoxing
    Lian, Yong
    Qi, Liang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (12) : 4729 - 4741
  • [8] A 2ND-ORDER CONTINUOUS-TIME DELTA-SIGMA MODULATOR FOR PHOTOPLETHYSMOGRAPHYANALOG FRONT-END
    Pribadi, Eka Fitrah
    Pandey, Rajeev Kumar
    Chao, Paul C-P
    PROCEEDINGS OF THE ASME 2020 29TH CONFERENCE ON INFORMATION STORAGE AND PROCESSING SYSTEMS (ISPS2020), 2020,
  • [9] Analysis and Design of a 20-MHz Bandwidth Continuous-Time Delta-Sigma Modulator With Time-Interleaved Virtual-Ground-Switched FIR Feedback
    Baluni, Alok
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (03) : 729 - 738