共 50 条
- [42] Noise-aware on-chip power grid considerations using a statistical approach ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 663 - 669
- [43] Crosstalk noise analysis of on-chip interconnects for ternary logic applications using FDTD MICROELECTRONICS JOURNAL, 2019, 93
- [45] Noise-aware power optimization for on-chip interconnect ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 108 - 113
- [48] Hum Noise Suppression Using an On-chip N-path Notch Filter 2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
- [49] Bounding bus delay and noise effects of on-chip inductance SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170
- [50] Phase Noise Estimation in FMCW Radar Transceivers Using an Artificial On-Chip Target 2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,