The implementation of chaos-based PUF designs in field programmable gate array

被引:0
|
作者
Taner Tuncer
机构
[1] Fırat University,Department of Computer Engineering, Faculty of Engineering
来源
Nonlinear Dynamics | 2016年 / 86卷
关键词
Logistic map; Ring oscillator; PUF; Statistical tests;
D O I
暂无
中图分类号
学科分类号
摘要
The security of cryptographic systems depends on the unpredictability, not being regenerate and good statistical properties of the random numbers. The numbers, generated to provide the peculiarities, need to be the true random ones. Another method for generating these numbers is physical unclonable functions based on ring oscillator (RO-PUF). PUFs show susceptibility to reverse engineering, emulation, man-in-the-middle and reconfiguration attacks. In this paper, the chaotic signs which were generated from logistic map are applied to the challenge of RO-PUF in order to prevent such undesirable occurrences. Chaotic-based RO-PUF was implemented on Altera’s FPGA-based 60-nm EP4CE115F29C7 development boards by using VHDL language. The obtained random numbers passed the NIST statistical tests, accepted as standard for cryptographic applications. Additionally, the periodicity degree of the system is evaluated by the scale index method and correlations between the generated numbers are analyzed by the autocorrelation method to demonstrate their validity. The results of the developed system show that it is possible to prevent the attacks which PUFs are subjected to and increase the randomness of the obtained numbers as well.
引用
收藏
页码:975 / 986
页数:11
相关论文
共 50 条
  • [21] Implementation of Face Recognition Algorithm on Field Programmable Gate Array (FPGA)
    Sustersic, Tijana
    Peulic, Aleksandar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (08)
  • [22] Multiband Broadband Modulator Implementation on Field-Programmable Gate Array
    Castro, Cristhian
    Gordon, Carlos
    Encalada, Patricio
    Cumbajin, Myriam
    APPLIED TECHNOLOGIES (ICAT 2019), PT III, 2020, 1195 : 318 - 330
  • [23] Implementation of Petri nets using a field-programmable gate array
    Yang, SK
    Liu, TS
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2000, 16 (02) : 99 - 116
  • [24] Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)
    Tan, Beng-Liong
    Lee, Wai-Kong
    Mok, Kai-Ming
    Goh, Hock-Guan
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 102 - 106
  • [25] Implementation of fractional order integrator/differentiator on field programmable gate array
    Rana, K. P. S.
    Kumar, V.
    Mittra, N.
    Pramanik, N.
    ALEXANDRIA ENGINEERING JOURNAL, 2016, 55 (02) : 1765 - 1773
  • [26] FFT implementation for electronic holograms using field programmable gate array
    Atoche, A. Castillo
    Cortes, M. Perez
    Castillo, J. Vazquez
    Ensenat, R. Atoche
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 115 - +
  • [27] Modular design and implementation of field-programmable-gate-array-based Gaussian noise generator
    Li, Yuan-Ping
    Lee, Ta-Sung
    Hwang, Jeng-Kuang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (05) : 819 - 830
  • [28] Field programmable gate array-based implementation of an improved algorithm for objects distance measurement
    Zivarian H.
    Soleimani M.
    DoostMohammadi M.H.
    International Journal of Engineering, Transactions A: Basics, 2017, 30 (01): : 57 - 65
  • [29] Implementation of Viterbi Algorithm Based-On Field Programmable Gate Array for Wireless Sensor Network
    Wibowo, Ferry Wahyu
    ADVANCED SCIENCE LETTERS, 2015, 21 (11) : 3521 - 3525
  • [30] Field programmable gate array implementation of a neural network-based intelligent sensor system
    Patra, Jagdish C.
    Lee, Han Yang
    Meher, Pramod K.
    Ang, Ee Luang
    2006 9TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION, VOLS 1- 5, 2006, : 1063 - +