Implementation of Face Recognition Algorithm on Field Programmable Gate Array (FPGA)

被引：2
|
作者：
Sustersic, Tijana [1 ,2 ]
Peulic, Aleksandar [1 ]
机构：
[1] Univ Kragujevac, Fac Engn, Sestre Janjic 6, Kragujevac 34000, Serbia
[2] Bioengn Res & Dev Ctr BioIRC, Prvoslava Stojanovica 6, Kragujevac 34000, Serbia
来源：
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2019年 / 28卷 / 08期
关键词：
Face recognition; field programmable gate array (FPGA); Xilinx IP core; fast fourier transform (FFT); real-time image processing; FOURIER-TRANSFORM; PCA;
D O I：
10.1142/S0218126619501299
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The aim of this study is to implement an algorithm for face recognition, based on fast fourier transform (FFT), on the field programmable gate array (FPGA) chip. Implemented program included the initialization process of two single-IP-core ROM blocks, each with an image of a human face, which are sent to the real components of two-channel IP CoreFFT block. The result of classification could be displayed in the form of either a word "yes" or "no" on the seven-segment display or the information about the reference to the folder with the found match face. Due to the lack of memory on the chip, the results are discussed based on the results obtained by the simulation, whilst the implemented part of the system included displaying images on VGA monitor and result of the algorithm shown on seven-segment display or realized as a software solution in Matlab. The results show 79% accuracy and the advantage of presented system lies in the possibility of working with images in real time. The results obtained in this study can be a good starting point in the implementation of complex algorithms for face recognition using all the benefits that FPGAs offer.
引用
收藏
页数：25
相关论文
共 50 条
  • [1] Implementation of Digital PID controller in Field Programmable Gate Array (FPGA)
    Subasri, V.
    Lavanya, K.
    Umamaheswari, B.
    INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONIC S, 2006, : 172 - 176
  • [2] Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)
    Tan, Beng-Liong
    Lee, Wai-Kong
    Mok, Kai-Ming
    Goh, Hock-Guan
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 102 - 106
  • [3] Analysis of Place and Route Algorithm for Field Programmable Gate Array (FPGA)
    Udar, Vaishali
    Sharma, Sanjeev
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 116 - 119
  • [4] Design and implementation of reconfigurable ASK and FSK modulation and demodulation algorithm on FPGA (Field Programmable Gate Array)
    Sadiq M.W.
    Kabir M.A.
    Sensors International, 2022, 3
  • [5] High throughput implementation of SHA3 hash algorithm on field programmable gate array (FPGA)
    El Moumni, Soufiane
    Fettach, Mohamed
    Tragha, Abderrahim
    MICROELECTRONICS JOURNAL, 2019, 93
  • [6] An Implementation of a Real-Time and Parallel Processing ECG Features Extraction Algorithm in a Field Programmable Gate Array (FPGA)
    Hu, Weichih
    Lin, Chun Cheng
    Shyu, Liang Yu
    2011 COMPUTING IN CARDIOLOGY, 2011, 38 : 801 - 804
  • [7] Implementation of a fuzzy logic tracking path algorithm on a Field Programmable Gate Array
    Abdelkrim, H.
    Ben Saoud, S.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 355 - 358
  • [8] Implementation of a peak current control algorithm within a field programmable gate array
    Aimé, M
    Gateau, G
    Meynard, T
    Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 941 - 946
  • [9] Acceleration platform for face detection and recognition based on field-programmable gate array
    Zhou Y.
    Yang S.
    Li D.-L.
    Wu C.-G.
    Wang Y.
    Wang K.-P.
    Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2019, 49 (06): : 2051 - 2057
  • [10] An Efficient Implementation of Generalized Extreme Studentized Deviate (GESD) on Field Programmable Gate Array (FPGA)
    Priyantini, Dwi Teguh
    Wardhana, Yulistiyan
    Alhamidi, Machmud Roby
    Purnomo, Dwi M. J.
    Aprinaldi
    Mursanto, Petrus
    Jatmiko, Wisnu
    2015 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, AND SYSTEMS (ICCCS), 2015, : 14 - 18
12345