The implementation of chaos-based PUF designs in field programmable gate array

被引:0
|
作者
Taner Tuncer
机构
[1] Fırat University,Department of Computer Engineering, Faculty of Engineering
来源
Nonlinear Dynamics | 2016年 / 86卷
关键词
Logistic map; Ring oscillator; PUF; Statistical tests;
D O I
暂无
中图分类号
学科分类号
摘要
The security of cryptographic systems depends on the unpredictability, not being regenerate and good statistical properties of the random numbers. The numbers, generated to provide the peculiarities, need to be the true random ones. Another method for generating these numbers is physical unclonable functions based on ring oscillator (RO-PUF). PUFs show susceptibility to reverse engineering, emulation, man-in-the-middle and reconfiguration attacks. In this paper, the chaotic signs which were generated from logistic map are applied to the challenge of RO-PUF in order to prevent such undesirable occurrences. Chaotic-based RO-PUF was implemented on Altera’s FPGA-based 60-nm EP4CE115F29C7 development boards by using VHDL language. The obtained random numbers passed the NIST statistical tests, accepted as standard for cryptographic applications. Additionally, the periodicity degree of the system is evaluated by the scale index method and correlations between the generated numbers are analyzed by the autocorrelation method to demonstrate their validity. The results of the developed system show that it is possible to prevent the attacks which PUFs are subjected to and increase the randomness of the obtained numbers as well.
引用
收藏
页码:975 / 986
页数:11
相关论文
共 50 条
  • [31] Field Programmable Gate Array based implementation of Digital Down Converter for Magnetic Resonance Imaging
    Dalvi, Pradnya
    Patil, Pravin
    Verma, Dharmesh
    Merugu, Radhaprasanna
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [32] PROGRAMMABLE LOGIC MUSCLES IN ON GATE-ARRAY DESIGNS
    CARUTHERS, F
    COMPUTER DESIGN, 1995, 34 (04): : 91 - &
  • [33] Field programmable gate array implementation of wheel-rail contact laws
    Zhou, Y. J.
    Mei, T. X.
    Freear, S.
    IET CONTROL THEORY AND APPLICATIONS, 2010, 4 (02): : 303 - 313
  • [34] Symmetrical SVPWM pattern generator using field programmable gate array implementation
    Chen, S
    Joós, G
    APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, : 1004 - 1010
  • [35] SV PWM Pattern Generator using Field Programmable Gate Array Implementation
    Ange, Prawin
    Devarajan, N.
    PROCEEDINGS OF 2009 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND COMPUTING (IACSIT ICMLC 2009), 2009, : 435 - 439
  • [36] A Survey on Hardware Implementation of Cryptographic Algorithms Using Field Programmable Gate Array
    Kumar, Keshav
    Ramkumar, K. R.
    Kaur, Amanpreet
    Choudhary, Somanshu
    2020 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2020), 2020, : 189 - 194
  • [37] GANGLION - A FAST FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF A CONNECTIONIST CLASSIFIER
    COX, CE
    BLANZ, WE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 288 - 299
  • [38] Implementation of a fuzzy logic tracking path algorithm on a Field Programmable Gate Array
    Abdelkrim, H.
    Ben Saoud, S.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 355 - 358
  • [39] The implementation of a high speed adaptive FIR filter on a field programmable gate array
    Vella, Marc
    Debono, Carl J.
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 113 - 116
  • [40] Implementation of a peak current control algorithm within a field programmable gate array
    Aimé, M
    Gateau, G
    Meynard, T
    Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 941 - 946