GATE-LEVEL INFORMATION-FLOW TRACKING FOR SECURE ARCHITECTURES

被引：6
|
作者：
Tiwari, Mohit [1 ]
Li, Xun [1 ]
Wassel, Hassan M. G. [1 ]
Mazloom, Bita
Mysore, Shashidhar
Chong, Frederic T.
Sherwood, Timothy
机构：
[1] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
来源：
IEEE MICRO | 2010年 / 30卷 / 01期
关键词：
Covert channels; High-assurance systems; Information-flow tracking; Noninterference; Timing channels;
D O I：
10.1109/MM.2010.17
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article describes a new method for constructing and analyzing architectures that can track all information flows within a processor, including explicit, implicit, and timing flows. The key to this approach is a novel gate-level information-flow-tracking method that provides a way to create complex logical structures with well-defined information-flow properties.
引用
收藏
页码：92 / 100
页数：9
相关论文
共 50 条
  • [31] TaintDroid: An Information-Flow Tracking System for Realtime Privacy Monitoring on Smartphones
    Enck, William
    Gilbert, Peter
    Han, Seungyeop
    Tendulkar, Vasant
    Chun, Byung-Gon
    Cox, Landon P.
    Jung, Jaeyeon
    McDaniel, Patrick
    Sheth, Anmol N.
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2014, 32 (02):
  • [32] Redesign for Untrusted Gate-level Netlists
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 219 - 220
  • [33] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    [J]. QUANTUM COMMUNICATION, MEASUREMENT AND COMPUTING, PROCEEDINGS, 2003, : 311 - 314
  • [34] Information-flow interfaces
    Bartocci, Ezio
    Ferrere, Thomas
    Henzinger, Thomas A.
    Nickovic, Dejan
    Oliveira da Costa, Ana
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 2024,
  • [35] PATIENT INFORMATION-FLOW
    BLEKELI, RD
    [J]. INFORMATION PRIVACY, 1980, 2 (01): : 37 - 41
  • [36] Generating Optimized Gate Level Information flow Tracking Logic for Enforcing Multilevel Security
    Tai, Yu
    Hu, Wei
    Zhang, Hui-Xiang
    Mu, De-Jun
    Huang, Xing-Li
    [J]. AUTOMATIC CONTROL AND COMPUTER SCIENCES, 2016, 50 (05) : 361 - 368
  • [37] Theorem proof based gate level information flow tracking for hardware security verification
    Qin, Maoyuan
    Hu, Wei
    Wang, Xinmu
    Mu, Dejun
    Mao, Baolei
    [J]. COMPUTERS & SECURITY, 2019, 85 : 225 - 239
  • [38] Identification of Hardware Trojan in Gate-Level Netlist
    Mondal, Anindan
    Ghosh, Archisman
    Karmakar, Shubrojyoti
    Mahalat, Mahabub Hasan
    Roy, Suchismita
    Sen, Bibhash
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
  • [39] RTL power optimization with gate-level accuracy
    Wang, Q
    Roy, S
    [J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 39 - 45
  • [40] An Accurate Gate-level Stress Estimation for NBTI
    Han, Sangwoo
    Lee, Junho
    Kim, Byung-Su
    Kim, Juho
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (02) : 139 - 144
12345