共 50 条
- [41] Wafer-level flip chip packages using preapplied anisotropic conductive films (ACFs) IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (03): : 221 - 227
- [42] Dual-mode electrical-optical flip-chip I/O interconnects and a compatible probe substrate for wafer-level testing 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 768 - +
- [43] A novel multi-chip stacking technology development using a flip-chip embedded interposer carrier integrated in fan-out wafer-level packaging IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1076 - 1081
- [45] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package Journal of Electronic Materials, 2012, 41 : 706 - 711
- [46] Innovative Methodologies of Circuit Edit on Wafer-level Chip Scale Package (WLCSP) Devices ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 359 - 363
- [48] Recent advances in underfill technology for flip-chip, ball grid array, and chip scale package applications PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 224 - 231
- [49] Evaluation of molded flip-chip BGA package for 28nm FPGA applications SMT Surface Mount Technology Magazine, 2013, 28 (08): : 24 - 40
- [50] Inductors from Wafer-Level Package Process for High Performance RF Applications 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 899 - +