New applications of the Infrared Emission Microscopy to wafer-level backside and flip-chip package analyses

被引:0
|
作者
Hsiung, S [1 ]
Tan, K [1 ]
Luo, J [1 ]
机构
[1] LSI Log Corp, Fremont, CA 94539 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Infrared Emission Microscopy (IREM) has been used in the semiconductor industry to locate hot carrier emission and thermal emission sites in CMOS ICs. In this paper, new applications to wafer-level backside Photon Emission Microscopy (PEM) and Flip-chip package analysis will be presented. At the die level, Photon Emission Microscopy (PEM) is a straightforward procedure of biasing the device and collecting photons. At wafer-level, this task becomes complicated because there are the various dice on the reticle field and the numerous reticle fields on the wafer, and it is difficult to tell which die is the DUT from the backside. A new method for die location is developed before wafer-level Backside PEM can be performed. In this method, the wafer is powered by reversed biased voltage to clamp the current appropriate to the device technology, and then PEM acquisition is started. The die with emission is the target. Real-time X-ray (RTX) inspection is a conventional way to locate anomalies in solder bumps in Flip-chip packages. This procedure has become routine. The drawback of RTX is its high capital costs and its limit. For a company where the real-time X-ray system is not available, IREM could be an alternative for failure analysis in Flip-chip packages. This application had been reserved for RTX.
引用
收藏
页码:147 / 150
页数:4
相关论文
共 50 条
  • [41] Wafer-level flip chip packages using preapplied anisotropic conductive films (ACFs)
    Son, Ho-Young
    Chung, Chang-Kyu
    Yim, Myung-Jin
    Hwang, Jin-Sang
    Paik, Kyung-Wook
    Jung, Gi-Jo
    Lee, Jun-Kyu
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (03): : 221 - 227
  • [42] Dual-mode electrical-optical flip-chip I/O interconnects and a compatible probe substrate for wafer-level testing
    Bakir, Muhannad S.
    Dang, Bing
    Thacker, Hiren D.
    Ogunsola, Oluwafemi O.
    Ogra, Rohit
    Meindl, James D.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 768 - +
  • [43] A novel multi-chip stacking technology development using a flip-chip embedded interposer carrier integrated in fan-out wafer-level packaging
    Lin, Yu-Min
    Chiu, Wei-Lan
    Chen, Chao-Jung
    Ding, Hsiang-En
    Lee, Ou-Hsiang
    Lin, Ang-Ying
    Cheng, Ren-Shin
    Wu, Sheng-Tsai
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Lo, Wei-Chung
    Lee, Chia-Hsin
    See, Jennifer
    Huang, Baron
    Liu, Xiao
    Hsiang, Te Pei
    Lee, Chang-Chun
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1076 - 1081
  • [44] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
    Wang, Kai-Li
    Lin, Bing-Yang
    Wu, Cheng-Wen
    Lee, Mincent
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58
  • [45] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    K.-O. Lee
    Journal of Electronic Materials, 2012, 41 : 706 - 711
  • [46] Innovative Methodologies of Circuit Edit on Wafer-level Chip Scale Package (WLCSP) Devices
    Liu, Shih-Ting
    Liu, Tao-Chi
    Chang, Ming-Lun
    Lin, Jandel
    ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 359 - 363
  • [47] Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package
    Lee, K-O.
    JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (04) : 706 - 711
  • [48] Recent advances in underfill technology for flip-chip, ball grid array, and chip scale package applications
    Wang, LJ
    Wong, CP
    PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 224 - 231
  • [49] Evaluation of molded flip-chip BGA package for 28nm FPGA applications
    Sure, Ganesh
    Lee, M.J.
    Lau, Sam
    Galloway, Jesse
    Darveaux, Robert
    Jimarez, Miguel
    Kanuparthi, Sasanka
    Reichman, Corey
    Kim, Jae Yun
    Kim, Joon Dong
    SMT Surface Mount Technology Magazine, 2013, 28 (08): : 24 - 40
  • [50] Inductors from Wafer-Level Package Process for High Performance RF Applications
    Guruprasad, Badakere
    Lin, Yaojian
    Chelvam, M. Pandi
    Yoon, Seung Wook
    Liu, Kai
    Frye, Robert C.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 899 - +