New applications of the Infrared Emission Microscopy to wafer-level backside and flip-chip package analyses

被引:0
|
作者
Hsiung, S [1 ]
Tan, K [1 ]
Luo, J [1 ]
机构
[1] LSI Log Corp, Fremont, CA 94539 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Infrared Emission Microscopy (IREM) has been used in the semiconductor industry to locate hot carrier emission and thermal emission sites in CMOS ICs. In this paper, new applications to wafer-level backside Photon Emission Microscopy (PEM) and Flip-chip package analysis will be presented. At the die level, Photon Emission Microscopy (PEM) is a straightforward procedure of biasing the device and collecting photons. At wafer-level, this task becomes complicated because there are the various dice on the reticle field and the numerous reticle fields on the wafer, and it is difficult to tell which die is the DUT from the backside. A new method for die location is developed before wafer-level Backside PEM can be performed. In this method, the wafer is powered by reversed biased voltage to clamp the current appropriate to the device technology, and then PEM acquisition is started. The die with emission is the target. Real-time X-ray (RTX) inspection is a conventional way to locate anomalies in solder bumps in Flip-chip packages. This procedure has become routine. The drawback of RTX is its high capital costs and its limit. For a company where the real-time X-ray system is not available, IREM could be an alternative for failure analysis in Flip-chip packages. This application had been reserved for RTX.
引用
收藏
页码:147 / 150
页数:4
相关论文
共 50 条
  • [21] Wafer level package using pre-applied anisotropic conductive films (ACFs) for flip-chip interconnections
    Son, Ho-Young
    Chung, Chang-Kyu
    Yim, Myung-Jin
    Paik, Kyung-Wook
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 565 - +
  • [22] Development on wafer level anisotropic conductive film for Flip-Chip interconnection
    Souriau, JC
    Brun, J
    Franiatte, R
    Gasse, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 155 - 158
  • [23] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
    Liao, EB
    Tay, AAO
    Ang, SS
    Feng, HH
    Nagarajan, R
    Kripesh, V
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 343 - 353
  • [24] Comparison of compact on-chip inductors embedded in wafer-level package
    Itoi, K
    Sato, M
    Okada, K
    Masu, K
    Ito, T
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
  • [25] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package
    Yang, S. C.
    Wu, C. J.
    Hsiao, Y. L.
    Tung, C. H.
    Yu, Doug C. H.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
  • [26] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
    Nano/Microsystem Integration Laboratory, National University of Singapore, Singapore 119077, Singapore
    不详
    不详
    不详
    IEEE Trans. Adv. Packag., 2006, 2 (343-353):
  • [27] A Full E-band Low Noise Amplifier Realized by Using Novel Wafer-Level Chip Size Package Technology Suitable for Reliable Flip-chip Reflow-Soldering
    Kawasaki, T.
    Kubota, M.
    Tsukashima, K.
    Tokumitsu, T.
    Hasegawa, Y.
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [28] Room temperature stable underfill with novel latent catalyst for wafer level flip-chip packaging applications
    Sun, Yangyang
    Wong, C. P.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1905 - +
  • [29] Innovative Fabrication of Wafer-Level InGaN-Based Thin-Film Flip-Chip Light-Emitting Diodes
    Chiang, Yen-Chih
    Lin, Bing-Cheng
    Chen, Kuo-Ju
    Lin, Chien-Chung
    Lee, Po-Tsung
    Kuo, Hao-Chung
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2015, 27 (13) : 1457 - 1460
  • [30] Capturing Defects in Flip-Chip CMOS Devices Using Backside EBAC Technique and SEM Microscopy
    Li, Yuanjing
    Aguada, John
    Lu, Jiafang
    Yang, Jessica
    Ng, Roy
    Marks, Howard Lee
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 118 - 124