Evaluation of molded flip-chip BGA package for 28nm FPGA applications

被引:0
|
作者
Sure, Ganesh [1 ]
Lee, M.J. [1 ]
Lau, Sam [1 ]
Galloway, Jesse [2 ]
Darveaux, Robert [2 ]
Jimarez, Miguel [2 ]
Kanuparthi, Sasanka [2 ]
Reichman, Corey [2 ]
Kim, Jae Yun [3 ]
Kim, Joon Dong [3 ]
机构
[1] Altera Corporation, United States
[2] Amkor Technology USA, United States
[3] Amkor Technology Korea, Korea, Republic of
来源
SMT Surface Mount Technology Magazine | 2013年 / 28卷 / 08期
关键词
Flip chip devices - Field programmable gate arrays (FPGA) - Ball grid arrays - Sales - Reliability;
D O I
暂无
中图分类号
学科分类号
摘要
As the FPGA device technology migrates to 28nm technology node and high-performance applications, selecting the right package to meet the customer usability requirements and to achieve product reliability goals becomes important. This paper describes the process used in selecting and qualifying the molded flip-chip BGA for cost effective, high-performance 28nm FPGA devices. A collaborative approach in partnership with the assembly manufacturer was employed to develop customer collateral that includes handling, reflow/rework and heatsink attach guidelines for the molded flip-chip BGA package. A detailed thermal modeling of the package was performed to characterize the thermal performance of the package. In addition, compressive loading characterization, component level and board level reliability tests were carried out to validate the long term reliability performance of the package in customer use conditions. The results of this study demonstrate that the molded flip-chip BGA package is a cost-effective, highreliability solution for 28nm FPGA devices.
引用
下载
收藏
页码:24 / 40
相关论文
共 50 条
  • [1] Advanced Flip-Chip Package Solution for 28nm Si Node and Beyond
    Liu, C. S.
    Chen, C. S.
    Lee, C. H.
    Tsai, H. Y.
    Pu, H. P.
    Cheng, M. D.
    Kuo, T. H.
    Chen, H. W.
    Wu, C. Y.
    Lii, M. J.
    Yu, Doug C. H.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 436 - 438
  • [2] Advanced Flip-Chip Package Production Solution for 40nm/28nm Technology Nodes
    Chen, C. S.
    Liu, C. S.
    Lee, C. H.
    Tsai, H. Y.
    Pu, H. P.
    Hsu, K. C.
    Kuo, H. J.
    Cheng, M. D.
    Wu, C. Y.
    Chiu, S. L.
    Wu, K. C.
    Chen, H. W.
    Hsiao, C. W.
    Tung, C. H.
    Lii, M. J.
    Yu, Douglas C. H.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [3] Development of thin flip-chip BGA for package on package
    Suzuki, Yasuhiro
    Kayashima, Yuuji
    Maeda, Takehik
    Matsuura, Yoshihiro
    Sekiguchi, Tomobisa
    Watanabe, Akio
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 8 - +
  • [4] Cu Bump Flip Chip Package Reliability on 28nm Technology
    Tsao, P. H.
    Hsu, Steven
    Kuo, Y. L.
    Chen, J. H.
    Chang, Abel
    Pu, H. P.
    Chu, L. H.
    Lii, M. J.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1148 - 1153
  • [5] The Impact of 45 to 28nm Node-Scaling on the Electromigration of Flip-Chip Bumps
    Hau-Riege, Christine
    Yau, You-Wen
    Zhao, Lily
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [6] Molded flip chip BGA characterization
    Kao, N
    Lai, JY
    Wang, MZ
    Wang, YP
    Hsiao, CS
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 109 - 114
  • [7] Comparing the impacts of the capillary and the molded underfill process on the reliability of the flip-chip BGA
    Chen, K. A.
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2008, 31 (03): : 586 - 591
  • [8] Molded Underfill (MUF) Encapsulation for Flip-Chip Package: A Numerical Investigation
    Azmi, M. A.
    Abdullah, K.
    Abdullah, M. Z.
    Ariff, Z. M.
    Saad, Abdullah Aziz
    Hamid, M. F.
    Ismail, M. A.
    PROCEEDING OF THE 3RD INTERNATIONAL CONFERENCE OF GLOBAL NETWORK FOR INNOVATIVE TECHNOLOGY 2016 (3RD IGNITE-2016): ADVANCED MATERIALS FOR INNOVATIVE TECHNOLOGIES, 2017, 1865
  • [9] Thermal characterization of flip-chip BGA
    Chen, HN
    Wu, CT
    Lin, PJ
    Hung, SC
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 357 - 361
  • [10] 11 Gb/s limiting amplifier flip-chip assembled in a BGA package
    Titus, Ward S.
    2007 IEEE SARNOFF SYMPOSIUM, 2007, : 152 - 156