Evaluation of molded flip-chip BGA package for 28nm FPGA applications

被引:0
|
作者
Sure, Ganesh [1 ]
Lee, M.J. [1 ]
Lau, Sam [1 ]
Galloway, Jesse [2 ]
Darveaux, Robert [2 ]
Jimarez, Miguel [2 ]
Kanuparthi, Sasanka [2 ]
Reichman, Corey [2 ]
Kim, Jae Yun [3 ]
Kim, Joon Dong [3 ]
机构
[1] Altera Corporation, United States
[2] Amkor Technology USA, United States
[3] Amkor Technology Korea, Korea, Republic of
来源
SMT Surface Mount Technology Magazine | 2013年 / 28卷 / 08期
关键词
Flip chip devices - Field programmable gate arrays (FPGA) - Ball grid arrays - Sales - Reliability;
D O I
暂无
中图分类号
学科分类号
摘要
As the FPGA device technology migrates to 28nm technology node and high-performance applications, selecting the right package to meet the customer usability requirements and to achieve product reliability goals becomes important. This paper describes the process used in selecting and qualifying the molded flip-chip BGA for cost effective, high-performance 28nm FPGA devices. A collaborative approach in partnership with the assembly manufacturer was employed to develop customer collateral that includes handling, reflow/rework and heatsink attach guidelines for the molded flip-chip BGA package. A detailed thermal modeling of the package was performed to characterize the thermal performance of the package. In addition, compressive loading characterization, component level and board level reliability tests were carried out to validate the long term reliability performance of the package in customer use conditions. The results of this study demonstrate that the molded flip-chip BGA package is a cost-effective, highreliability solution for 28nm FPGA devices.
引用
下载
收藏
页码:24 / 40
相关论文
共 50 条
  • [41] Characterization of Flip-chip Interconnect for mm-wave System in Package Applications
    Jafarlou, Saman
    Fakharzadeh, Mohammad
    Biglarbegian, Behzad
    Tazlauanu, Mihai
    2016 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2016, : 261 - 262
  • [42] On the influence of lid materials for flip-chip ball grid array package applications
    Jeronimo, Mateus Bagetti
    Schindele, Jens
    Straub, Hubert
    Gromala, Przemyslaw Jakub
    Wunderle, Bernhard
    Zimmermann, Andre
    MICROELECTRONICS RELIABILITY, 2023, 140
  • [43] Chip-Package Interaction: Challenges and Solutions to Mechanical Stability of Back End of Line at 28nm Node and Beyond for Advanced Flip Chip Application
    Kuechenmeister, Frank
    Breuer, Dirk
    Geisler, Holm
    Paul, Jens
    Shah, Chirag
    Machani, Kashi Vishwanath
    Kosgalwies, Sven
    Agarwal, Rahul
    Gao, Shan
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 430 - 436
  • [44] Development of flip-chip 1300 nm VCSELs
    Louderback, DA
    Stone, RV
    Graham, KG
    Guilfoyle, PS
    Choquette, KD
    Klem, JF
    Serkland, DK
    2002 IEEE/LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2002, : 691 - 692
  • [45] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Koide, Masateru
    Fukuzono, Kenji
    Yoshimura, Hideaki
    Sato, Toshihisa
    Abe, Kenichiro
    Fujisaki, Hidehiko
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1869 - +
  • [46] Challenges and Opportunities of Chip Package Interaction with Fine Pitch Cu Pillar for 28nm
    Bao, Andy
    Zhao, Lily
    Sun, Yangyang
    Han, Michael
    Yeap, Geoffrey
    Bezuk, Steve
    Holmes, Pat
    Le Alcira, Cecil
    Zhang, Xuefeng
    Lee, Kenny
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 47 - 49
  • [47] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Fujitsu Limited, Kawasaki 211-8588, Japan
    不详
    J. Jpn. Inst. Electron. Packag., 2008, 3 (212-216):
  • [48] Advanced Coreless Flip-chip BGA Package with High Dielectric Constant Thin Film Embedded Decoupling Capacitor
    Kim, GaWon
    Lee, SeungJae
    Yu, JiHeon
    Jung, GyuIck
    Kim, JinYoung
    Karim, Nozard
    Yoo, HeeYeoul
    Lee, ChoonHeung
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 595 - 600
  • [49] Analysis of warpage of a flip-chip BGA package under thermal loading: Finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    van der Plas, G.
    Beyer, G.
    Beyne, E.
    MICROELECTRONIC ENGINEERING, 2023, 271
  • [50] Nanocomposite underfills for flip-chip applications
    Gross, K
    Hackett, S
    Schultz, W
    Thompson, W
    Zhang, ZQ
    Fan, LH
    Wong, CP
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 951 - 956