An accelerator for double precision floating point operations

被引：2

作者：

Danese, G ^{[1
]}

De Lotto, I ^{[1
]}

Leporati, F ^{[1
]}

Scaricabarozzi, M ^{[1
]}

Spelgatti, A ^{[1
]}

机构：

[1] Univ Pavia, Dipartimento Informat & Sistemist, INFM, I-27100 Pavia, Italy

来源：

ELEVENTH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/EMPDP.2003.1183566

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We describe DPFPA (Double Precision Floating Point Accelerator) an FPGA based coprocessor interfaced to the CPU through the PCI bus; it is conceived to accelerate the evaluation of double precision floating point operations. This coprocessor is based on two double precision floating point units: a pipelined adder and a pipelined multiplier. The work is part of a global project aimed to design and build a parallel system made up by a cluster of accelerated workstations. First estimations of performance have been obtained, using a similar board developed at Fermilab (Batavia, IL) with less recent components and working at half the frequency with respect to DPFPA. Even in this case, a substantial acceleration with respect to the execution on Intel's CPU based mother-board was observed.

引用

页码：57 / 63

页数：7

共 50 条

[21] Performing Floating-Point Accumulation on a modern FPGA in Single and Double Precision
Bachir, Tarek Ould
David, Jean-Pierre
2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 105 - 108
[22] Faster Modular Exponentiation using Double Precision Floating Point Arithmetic on the GPU
Emmart, Niall
Zheng, Fangyu
Weems, Charles
2018 IEEE 25TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2018, : 130 - 137
[23] Series Expansion based Efficient Architectures for Double Precision Floating Point Division
Jaiswal, Manish Kumar
Cheung, Ray C. C.
Balakrishnan, M.
Paul, Kolin
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (11) : 3499 - 3526
[24] A single/double precision floating-point multiplier design for multimedia applications
Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey
不详
Istanb. Univ. J. Electr. Electron. Eng., 2009, 1 (827-831):
[25] A PRNG Specialized in Double Precision Floating Point Numbers Using an Affine Transition
Saito, Mutsuo
Matsumoto, Makoto
MONTE CARLO AND QUASI-MONTE CARLO METHODS 2008, 2009, : 589 - 602
[26] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS
Ozbilen, Metin Mete
Gok, Mustafa
ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
[27] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
[28] Series Expansion based Efficient Architectures for Double Precision Floating Point Division
Manish Kumar Jaiswal
Ray C. C. Cheung
M. Balakrishnan
Kolin Paul
Circuits, Systems, and Signal Processing, 2014, 33 : 3499 - 3526
[29] High throughput compression of double-precision floating-point data
Burtscher, Martin
Ratanaworabhan, Paruj
DCC 2007: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2007, : 293 - +
[30] Design and implementation of double precision floating point division and square root on FPGAs
Thakkar, Anuja J.
Ejnioui, Abdel
2006 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2006, : 2489 - +

← 1 2 3 4 5 →