Flow through latch and edge-triggered flip-flop hybrid elements

被引：121

|

作者：

Partovi, H ^{[1
]}

Burd, R ^{[1
]}

Salim, U ^{[1
]}

Weber, F ^{[1
]}

DiGregorio, L ^{[1
]}

Draper, D ^{[1
]}

机构：

[1] NEXGEN INC,MILPITAS,CA

来源：

1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 1996年 / 39卷

关键词：

D O I：

10.1109/ISSCC.1996.488543

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：138 / 139

页数：2

相关论文

共 50 条

[1] CMOS edge-triggered flip-flop using one latch
Wu, X
Wei, J
[J]. ELECTRONICS LETTERS, 1998, 34 (16) : 1581 - 1582
[2] Low power double edge-triggered flip-flop using one latch
Strollo, AGM
Napoli, E
Cimino, C
[J]. ELECTRONICS LETTERS, 1999, 35 (03) : 187 - 188
[3] RESEARCH INTO TERNARY EDGE-TRIGGERED JKL FLIP-FLOP
吴浩敏
庄南
[J]. Journal of Electronics(China), 1991, (03) : 268 - 275
[4] THE SUPPLEMENTARY RESEARCH IN TERNARY EDGE-TRIGGERED FLIP-FLOP
庄南
[J]. Science Bulletin, 1988, (22) : 1896 - 1899
[5] THE SUPPLEMENTARY RESEARCH IN TERNARY EDGE-TRIGGERED FLIP-FLOP
ZHUANG, N
[J]. KEXUE TONGBAO, 1988, 33 (22): : 1896 - 1899
[6] Novel CMOS ternary edge-triggered flip-flop
[J]. Wu, Xunwei, 2000, (28):
[7] SPARE GATES FORM EDGE-TRIGGERED FLIP-FLOP
CAO, VB
BROWN, B
[J]. EDN, 1995, 40 (06) : 43 - 43
[8] Differential CMOS edge-triggered flip-flop with clock-gating
Xia, Y
Almaini, AEA
[J]. ELECTRONICS LETTERS, 2002, 38 (01) : 9 - 11
[9] THE RESEARCH OF TERNARY D-TYPE EDGE-TRIGGERED FLIP-FLOP
吴训威
陈偕雄
[J]. Science Bulletin, 1987, (15) : 1060 - 1064
[10] Differential CMOS edge-triggered flip-flop based on clock racing
Moisiadis, Y
Bouras, I
[J]. ELECTRONICS LETTERS, 2000, 36 (12) : 1012 - 1013

← 1 2 3 4 5 →