The design and implementation of DCT/IDCT chip with novel architecture

被引：0

作者：

Cheng, KH ^{[1
]}

Huang, CS ^{[1
]}

Lin, CP ^{[1
]}

机构：

[1] Tamkang Univ, Dept Elect Engn, Taipei, Taiwan

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In the paper, an efficient VLSI architecture for a 8x 8 two-dimensional discrete cosine transform and inverse discrete cosine transform (2-D DCT/IDCT) with a new 1-D DCT/IDCT algorithm is presented. The proposed new algorithm makes all coefficients are positive to simplify the design of multipliers and the coefficients have less round-off error than Lee's algorithm [1]. For computing 2-D DCT/IDCT. the row-column decomposition method is used, and the design of 1-D DCT/IDCT requires only 9 multipliers and 21 adders/subtractors. This chip is synthesized with 0.6 mu m standard cell library and 1P3M CMOS technology, and it can be operate up to 100MHz.

引用

页码：741 / 744

页数：4

共 50 条

[1] A Novel CORDIC Based Unified Architecture for DCT and IDCT
Xiao, Liyi
Huang, Hai
2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2012, : 496 - 500
[2] Novel DCT/IDCT architecture based on MPEG-2 encoder
Fu, Yuzhuo
Ji, Zhenzhou
Hu, Mingzeng
Gaojishu Tongxin/High Technology Letters, 2000, 10 (07): : 45 - 50
[3] A SIMD-SYSTOLIC ARCHITECTURE AND VLSI CHIP FOR THE 2-DIMENSIONAL DCT AND IDCT
WU, CM
CHIOU, A
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (04) : 859 - 869
[4] Two-dimensional DCT/IDCT architecture
Aggoun, A
Jalloh, I
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 2 - 10
[5] Optimization and implementation on FPGA of the DCT/IDCT algorithm
Ben Atitallah, A.
Kadionik, P.
Ghozzi, F.
Nouel, P.
Masmoudi, N.
Marchegay, Ph.
2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13, 2006, : 3379 - 3382
[6] On Hardware Implementation of DCT/IDCT for Image Processing
Elhamzi, W.
Saidani, T.
Atri, M.
Tourki, R.
SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 316 - 319
[7] A fast algorithm of the DCT and IDCT for VLSI implementation
Hong, Y
Hou, ZH
ICSP '96 - 1996 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1996, : 637 - 640
[8] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
Hassen Loukil
Nouri Masmoudi
Multimedia Tools and Applications, 2020, 79 : 23977 - 23993
[9] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
Loukil, Hassen
Masmoudi, Nouri
MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (33-34) : 23977 - 23993
[10] VLSI Implementation of Fully Pipelined Multiplierless 2D DCT/IDCT Architecture for JPEG
Subramanian, P.
Reddy, A. Sagar Chaitanya
2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 401 - 404

← 1 2 3 4 5 →