Ultra thin gate oxide characterization

被引：0
|
作者：
Roy, D
Bruyere, S
Rideau, D
Gilibert, F
Giguerre, L
Monsieur, F
Gouget, G
Scheer, P
机构：
[1] STMicroelect, Cent R&D Labs, F-38926 Crolles, France
[2] Philips Semicond, Cent R&D Labs, F-38926 Crolles, France
[3] IMT Technopole Chateau Gombet, L2MP, F-13451 Marseille, France
来源：
EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS | 2004年 / 27卷 / 1-3期
关键词：
D O I：
10.1051/epjap:2004072
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The increase of the gate leakage current of advanced CMOS technologies makes standard electrical characterization methods as C(V) measurement or charge pumping more complex and uncertain. In this paper, and based on C(V) characteristics, main elements that directly affect the electrical measurements of ultra thin MOS devices are clarified. Then, classical parameter extraction techniques are reviewed, pointing out their absolute limitations or giving potential keys of improvement.
引用
收藏
页码：21 / 27
页数：7
相关论文
共 50 条
  • [21] Plasma-charging damage in ultra-thin gate oxide
    Cheung, KP
    MICROELECTRONICS RELIABILITY, 2000, 40 (12) : 1981 - 1986
  • [22] Highly-reliable ultra thin gate oxide formation process
    Iwamoto, T
    Morita, M
    Ohmi, T
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 751 - 754
  • [23] A new parameter predicating Gm for ultra thin nitrided gate oxide
    Hori, M
    Tamura, N
    Kase, M
    Sakuma, H
    Ohota, H
    Shigeno, M
    Kataoka, Y
    COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY, 2003, 765 : 73 - 77
  • [24] Reliability of ultra thin gate oxide CMOS devices: Design perspective
    Parthasarathy, C. R.
    Denais, M.
    Huard, V.
    Ribes, G.
    Vincent, E.
    Bravaix, A.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 122 - +
  • [25] Plasma process induced physical damage on ultra thin gate oxide
    Lee, HC
    Vanhaelemeersch, S
    PLASMA PROCESSING XII, 1998, 98 (04): : 13 - 21
  • [26] Preparation of ultra-thin gate oxides with annealing in nitric oxide
    Froeschle, B
    Sacher, N
    Glowacki, F
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 31 - 38
  • [27] Ultra-thin gate oxide grown on nitrogen implanted silicon
    Nam, IH
    Hong, SI
    Sim, JS
    Park, BG
    Lee, JD
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S788 - S790
  • [28] Modeling of the gate leakage current reduction in MOSFET with ultra-thin nitrided gate oxide
    Yang, CW
    Fang, YK
    Ting, SF
    Chen, CH
    Wang, WD
    Lin, TY
    Wang, MF
    Yu, MC
    Chen, CL
    Yao, LG
    Chen, SC
    Yu, CH
    Liang, MS
    SOLID-STATE ELECTRONICS, 2003, 47 (04) : 751 - 754
  • [29] Stress induced gate-drain leakage current in ultra-thin gate oxide
    Petit, C.
    Zander, D.
    MICROELECTRONICS RELIABILITY, 2007, 47 (12) : 2070 - 2081
  • [30] The impact of post-polysilicon gate process on ultra-thin gate oxide integrity
    Ang, CH
    Ko, LH
    Lin, WH
    Zheng, JZ
    SOLID-STATE ELECTRONICS, 2002, 46 (02) : 243 - 247
12345