Ultra thin gate oxide characterization

被引：0
|
作者：
Roy, D
Bruyere, S
Rideau, D
Gilibert, F
Giguerre, L
Monsieur, F
Gouget, G
Scheer, P
机构：
[1] STMicroelect, Cent R&D Labs, F-38926 Crolles, France
[2] Philips Semicond, Cent R&D Labs, F-38926 Crolles, France
[3] IMT Technopole Chateau Gombet, L2MP, F-13451 Marseille, France
来源：
EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS | 2004年 / 27卷 / 1-3期
关键词：
D O I：
10.1051/epjap:2004072
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The increase of the gate leakage current of advanced CMOS technologies makes standard electrical characterization methods as C(V) measurement or charge pumping more complex and uncertain. In this paper, and based on C(V) characteristics, main elements that directly affect the electrical measurements of ultra thin MOS devices are clarified. Then, classical parameter extraction techniques are reviewed, pointing out their absolute limitations or giving potential keys of improvement.
引用
收藏
页码：21 / 27
页数：7
相关论文
共 50 条
  • [31] Characterization of ultra-thin HfO2 gate oxide prepared by using atomic layer deposition
    Lee, T
    Ahn, J
    Oh, J
    Kim, Y
    Kim, YB
    Choi, DK
    Jung, J
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 42 (02) : 272 - 275
  • [32] Impacts of HF etching on ultra-thin core gate oxide integrity in dual gate oxide CMOS technology
    Lee, DY
    Lin, HC
    Chen, CL
    Huang, TY
    Wang, TH
    Lee, TL
    Chen, SC
    Liang, MS
    2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 77 - 80
  • [33] An improved interface characterization technique for a full-range profiling of oxide damage in ultra-thin gate oxide CMOS devices
    Chen, SJ
    Lin, TC
    Lo, DK
    Yang, JJ
    Chung, SS
    Kao, TY
    Shiue, RY
    Wang, CJ
    Peng, YK
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 203 - 207
  • [34] Polarity-dependent oxide breakdown of NFET devices for ultra-thin gate oxide
    Wu, E
    Lai, W
    Khare, M
    Suñé, J
    Han, LK
    McKenna, J
    Bolam, R
    Harmon, D
    Strong, A
    40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, : 60 - 72
  • [35] Contribution of oxide traps on defect creation and LVSILC conduction in ultra thin gate oxide devices
    Zander, D
    Saigne, F
    Meinertzhagen, A
    Petit, C
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1489 - 1493
  • [36] CHARACTERIZATION OF METAL-OXIDE-SEMICONDUCTOR TRANSISTORS WITH VERY THIN GATE OXIDE
    HUNG, KK
    CHENG, YC
    JOURNAL OF APPLIED PHYSICS, 1986, 59 (03) : 816 - 823
  • [37] Reliability characterization of process charging impact on thin gate oxide
    Lee, YH
    Wu, K
    Sery, G
    Mielke, N
    Lin, W
    1998 3RD INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1998, : 38 - 41
  • [38] Study on parameter characterization of thin gate oxide TDDB breakdown
    2000, Science Press (49):
  • [39] Characterization and production metrology of thin transistor gate oxide films
    Diebold, AC
    Venables, D
    Chabal, Y
    Muller, D
    Weldon, M
    Garfunkel, E
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 1999, 2 (02) : 103 - 147
  • [40] Characterization of hot wall RTP for thin gate oxide films
    Ratliff, C
    Schaefer, M
    Senzaki, Y
    Sisson, J
    Barelli, C
    Herring, R
    9TH INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2001, 2001, : 111 - 114
12345