Mobility Spectrum Analysis of Magnetoresistance in Fully-Depleted MOSFETs

被引:0
|
作者
Umana-Membreno, G. A. [1 ]
Chang, S. -J. [2 ]
Bawedin, M. [3 ]
Antoszewski, J. [1 ]
Cristoloveanu, S. [4 ]
Faraone, L. [1 ]
机构
[1] Univ Western Australia, Sch EE&C Eng, Crawley, WA 6009, Australia
[2] Yale Univ, New Haven, CT 06511 USA
[3] Univ Montpellier 2, IES, Montpellier, France
[4] Grenoble INP Minatec, IMEP LAHC, F-38016 Grenoble, France
关键词
mobility; FD-SOI; volume inversion; mobility spectrum analysis; magnetoresistance; Hall-effect; MOSFET; TRANSPORT; SIMULATION; HGCDTE; LAYERS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-resolution mobility spectrum analysis has been employed to study the magnetic-field dependent geometrical magnetoresistance characteristics of planar FD-SOI MOSFETs with 10 nm thick transistor channel layer. It is shown that transport in the Si channel is due to two well-defined electron species. According to self-consistent Poisson-Schrdinger calculations, these species correspond to carriers in two distinct subbands within the Si channel region which arise from strong carrier confinement and volume inversion. The mobility peak of the first sub-band was found to occur under gate bias conditions that result in a minimum perpendicular effective electric field.
引用
收藏
页码:409 / 412
页数:4
相关论文
共 50 条
  • [21] A compact model of fully-depleted surrounding-gate (SG) MOSFETs with a doped body
    Cho, Namki
    Yu, YunSeop
    Hwang, SungWoo
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 153 - +
  • [22] Drain Breakdown Voltage Model of Fully-Depleted SOI Four-Gate MOSFETs
    Mohammadi, Hossein
    Abdullah, Huda
    Dee, Chang Fu
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1248 - 1253
  • [23] INVESTIGATION OF THE INFLUENCE OF THE FILM THICKNESS IN ACCUMULATION-MODE FULLY-DEPLETED SIMOX MOSFETS
    FAYNOT, O
    AUBERTONHERVE, AJ
    CRISTOLOVEANU, S
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 807 - 810
  • [24] MOBILITY-FIELD BEHAVIOR OF FULLY DEPLETED SOI MOSFETS
    WANG, J
    KISTLER, N
    WOO, J
    VISWANATHAN, CR
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (04) : 117 - 119
  • [25] Leakage current reduction in nanoscale fully-depleted SOI MOSFETs with modified current mechanism
    Orouji, Ali A.
    Rahimian, Morteza
    CURRENT APPLIED PHYSICS, 2012, 12 (05) : 1366 - 1371
  • [26] Reduction in threshold voltage fluctuation in fully-depleted SOI MOSFETs with back gate control
    Numata, T
    Noguchi, M
    Takagi, S
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 979 - 984
  • [27] ANALYSIS OF CONDUCTION IN FULLY DEPLETED SOI MOSFETS
    YOUNG, KK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (03) : 504 - 506
  • [28] New analytical model for subthreshold current in short-channel fully-depleted SOI MOSFETs
    Pidin, S
    Koyanagi, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1264 - 1270
  • [29] Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects
    Eminente, S.
    Cristoloveanu, S.
    Clerc, R.
    Ohata, A.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2007, 51 (02) : 239 - 244
  • [30] Design of an embedded fully-depleted SOISRAM
    Sung, RJ
    Koob, JC
    Brandon, TL
    Elliott, DG
    Cockburn, BF
    2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 13 - 18