Tuning Instruction Customisation for Reconfigurable System-on-Chip

被引：0
|
作者：
Ho, Chun Hok [1 ]
Luk, Wayne [1 ]
Szefer, Jakub M. [2 ]
Lee, Ruby B. [2 ]
机构：
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England
[2] Princeton Univ, Dept Elect Engn, Princeton, NJ USA
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the MicroBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.
引用
收藏
页码：61 / +
页数：2
相关论文
共 50 条
  • [1] Area-efficient instruction set synthesis for reconfigurable system-on-chip designs
    Brisk, P
    Kaplan, A
    Sarrafzadeh, M
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 395 - 400
  • [2] Egret: a platform for reconfigurable system-on-chip
    Bergmann, NW
    Williams, JA
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 295 - 302
  • [3] Enabling technologies for reconfigurable system-on-chip
    Bergmann, NW
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 360 - 363
  • [4] A reconfigurable architecture for DSP system-on-chip
    Dung, LR
    Lee, YL
    Wu, CM
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 109 - 113
  • [5] On-chip communication architectures for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 332 - 335
  • [6] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [7] Dynamic loading of peripherals on reconfigurable system-on-chip
    Lu, Y
    Bergmann, NW
    Williams, JA
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [8] System Level Modeling of Dynamic Reconfigurable System-on-Chip
    Suvorova, Elena
    Matveeva, Nadezhda
    Rabin, Alexey
    Rozanov, Valentin
    PROCEEDINGS OF THE 17TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2015, : 222 - 229
  • [9] Dynamic loading of peripherals on reconfigurable system-on-chip
    Lu, Y
    Bergmann, NW
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 279 - 280
  • [10] Reconfigurable System-On-Chip Design Using FPGA
    Muralikrishna, B.
    Madhumati, G. L.
    Khan, Habibulla
    Deepika, K. Gnana
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
12345