Multichip thinning technology with temporary bonding for multichip-to-wafer 3D integration

被引：0
|
作者：
Lee, Sungho [1 ]
Liang, Rui [2 ]
Miwa, Yuki [3 ]
Kino, Hisashi [4 ]
Fukushima, Takafumi [1 ]
Tanaka, Tetsu [1 ,2 ]
机构：
[1] Tohoku Univ, Dept Mech Syst Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Dept Biomed Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Dept Mech & Aerosp Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[4] Tohoku Univ, Frontier Res Inst Interdisciplinary Sci, Aoba Ku, 3 Aramaki Aza Aoba, Sendai, Miyagi 9808578, Japan
来源：
PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D) | 2019年
关键词：
D O I：
10.23919/ltb-3d.2019.8735115
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Impact of temporary bonding conditions and temporary adhesive properties on mechanical stresses in multichip thinning is evaluated for high-yield multichip-to-wafer (MC2W) heterogeneous 3D integration. It turned out that no sidewall covering of chips with a temporary adhesive gives low mechanical stress to the chip edge, leading to less chipping and cracking.
引用
收藏
页码：17 / 17
页数：1
相关论文
共 50 条
  • [41] 3D Integration by Wafer-Level Aligned Wafer Bonding
    Dragoi, V.
    Burggraf, J.
    Kurz, F.
    Rebhan, B.
    2015 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2015, : 185 - 188
  • [42] 3D integration with TSV: temporary bonding and debonding
    Pargfrieder, Stefan
    Burggraf, Juergen
    Burgstaller, Daniel
    Privett, Mark
    Jouve, Amandine
    Henry, David
    Sillon, Nicolas
    SOLID STATE TECHNOLOGY, 2009, 52 (03) : 38 - +
  • [43] Highly Dependable 3-D Stacked Multicore Processor System Module Fabricated Using Reconfigured Multichip-on-Wafer 3-D Integration Technology
    Lee, K-W.
    Hashimoto, H.
    Onishi, M.
    Konno, S.
    Sato, Y.
    Nagai, C.
    Bea, J-C
    Murugesan, M.
    Fukushima, T.
    Tanaka, T.
    Koyanagi, M.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [44] WAFER THINNING AND DICING TECHNOLOGY FOR 3D NAND FLASH
    Ma, Qian
    Lin, Jiantao
    Liu, Hao
    van Borkulo, Jeroen
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [45] Thermal layout optimization for 3D stacked multichip modules
    Chen Y.
    Zhao D.
    Liu F.
    Gao J.
    Zhu H.
    Microelectronics Journal, 2023, 139
  • [46] 3D process integration - Wafer-to-wafer and chip-to-wafer bonding
    Matthias, Thorsten
    Wimplinger, Markus
    Pargfrieder, Stefan
    Lindner, Paul
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 231 - +
  • [47] Influence of wafer thinning process on backside damage in 3D integration
    Nakamura, T.
    Mizushima, Y.
    Kitada, H.
    Kim, Y. S.
    Maeda, N.
    Kodama, S.
    Sugie, R.
    Hashimoto, H.
    Kawai, A.
    Arai, K.
    Uedono, A.
    Ohba, T.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [48] Robust Measurement of Bonding Strength for Wafer-to-Wafer 3D Integration
    Fuse, Junya
    Iwata, Tomoya
    Ebiko, Sodai
    Inoue, Fumihiro
    2023 International Conference on Electronics Packaging, ICEP 2023, 2023, : 105 - 106
  • [49] Reconfigured Wafer-on-Wafer 3D Integration with Meta Bonding Technologies
    Fukushima, Takafumi
    2024 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC 2024, 2024,
  • [50] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
12345