Multichip thinning technology with temporary bonding for multichip-to-wafer 3D integration

被引：0
|
作者：
Lee, Sungho [1 ]
Liang, Rui [2 ]
Miwa, Yuki [3 ]
Kino, Hisashi [4 ]
Fukushima, Takafumi [1 ]
Tanaka, Tetsu [1 ,2 ]
机构：
[1] Tohoku Univ, Dept Mech Syst Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Dept Biomed Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Dept Mech & Aerosp Engn, Aoba Ku, 6-6-12 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[4] Tohoku Univ, Frontier Res Inst Interdisciplinary Sci, Aoba Ku, 3 Aramaki Aza Aoba, Sendai, Miyagi 9808578, Japan
来源：
PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D) | 2019年
关键词：
D O I：
10.23919/ltb-3d.2019.8735115
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Impact of temporary bonding conditions and temporary adhesive properties on mechanical stresses in multichip thinning is evaluated for high-yield multichip-to-wafer (MC2W) heterogeneous 3D integration. It turned out that no sidewall covering of chips with a temporary adhesive gives low mechanical stress to the chip edge, leading to less chipping and cracking.
引用
收藏
页码：17 / 17
页数：1
相关论文
共 50 条
  • [21] Wafer Thinning for 3D Integration
    Inoue F.
    Journal of Japan Institute of Electronics Packaging, 2023, 26 (01) : 172 - 177
  • [22] Temporary Bonding/De-Bonding and Permanent Wafer Bonding Solutions for 3D Integration
    Ishida, Hiroyuki
    Sood, Sumant
    Rosenthal, Christopher
    Lutter, Stefan
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [23] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration
    Lu, JQ
    Kwon, Y
    Jindal, A
    McMahon, JJ
    Cale, TS
    Gutmann, RJ
    SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
  • [24] Facilitating 3D Multichip Integration through Low-Temperature Polymer-to-Polymer Bonding
    Kim, Jihun
    Hwang, Nam Ki
    Hong, Seul Ki
    Kim, Min Ju
    Park, Jong Kyung
    ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (05) : 3915 - 3924
  • [25] Advanced wafer thinning technology and feasibility test for 3D integration
    Kim, Young Suk
    Maeda, Nobuhide
    Kitada, Hideki
    Fujimoto, Koji
    Kodama, Shoichi
    Kawai, Akihito
    Arai, Kazuhisa
    Suzuki, Kousuke
    Nakamura, Tomoji
    Ohba, Takayuki
    MICROELECTRONIC ENGINEERING, 2013, 107 : 65 - 71
  • [26] Wafer thinning for monolithic 3D integration
    Jindal, A
    Lu, JQ
    Kwon, Y
    Rajagopalan, G
    McMahon, JJ
    Zeng, AY
    Flesher, HK
    Cale, TS
    Gutmann, RJ
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 21 - 26
  • [27] Optimization of Temporary Wafer Bonding Materials and Processes for 3D IC Integration
    Ou-Yang, T. Y.
    Chang, H. H.
    Hsu, C. K.
    2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, : 36 - 39
  • [28] Wafer-level bonding/stacking technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 481 - 488
  • [29] TEMPORARY WAFER BONDING AND DEBONDING BY AN ELECTROCHEMICALLY ACTIVE POLYMER ADHESIVE FOR 3D INTEGRATION
    Gatty, Hithesh K.
    Niklaus, Frank
    Stemme, Goran
    Roxhed, Niclas
    26TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2013), 2013, : 381 - 384
  • [30] Temporary Spin-on Glass Bonding Technologies for Via-Last/Backside-Via 3D Integration Using Multichip Self-Assembly
    Hashiguchi, H.
    Fukushima, T.
    Noriki, A.
    Kino, H.
    Lee, K. -W.
    Tanaka, T.
    Koyanagi, M.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 856 - 861
12345