An All-digital, Cyclic and Synthesizable TDC in the ADPLL-based Clocking Digital Systems for Multidomain Power Management

被引：0

作者：

Chen, Shao-Hua ^{[1
]}

Lin, Ming-Bo ^{[1
]}

机构：

[1] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan

来源：

Advance Materials Development and Applied Mechanics | 2014年 / 597卷

关键词：

all-digital phase-locked loop (ADPLL); dynamic voltage and frequency scaling (DVFS); system-on-chip (SoC) and time-to-digital converter (TDC);

D O I：

10.4028/www.scientific.net/AMM.597.515

中图分类号：

TH [机械、仪表工业];

学科分类号：

0802 ;

摘要：

In this paper, we propose an all-digital, cyclic and synthesizable TDC architecture, which may be used as a core block in ADPLLs to replace the analog block as a phase/frequency detector and a charge pump. Traditional designs of the DVFS scheme for multidomain power management are based on a conventional analog PLL to generate the dynamic voltage and frequency in which the use of a digital TDC eliminates the need for current sources in conventional analog PLLs.

引用

页码：515 / 518

页数：4

共 50 条

[31] Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit
Singh, Arvind
Kar, Monodeep
Chawla, Nikhil
Mukhopadhyay, Saibal
2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 19 - 24
[32] A Deterministic-Dither-Based, All-digital System for On-chip Power Supply Noise Measurement
Sankaragomathi, Kannan
Smith, William
Otis, Brian
Sathe, Visvesh
PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 283 - 286
[33] Ultra Low Power All-Digital CMOS Sensor Read Out Circuit for Optically Powered Biomedical Systems
Yelkenci, Asli
Batur, Okan Zafer
Sarioglu, Baykal
2016 9TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI 2016), 2016, : 1766 - 1770
[34] A Fast-Lock All-Digital Clock Generator for Energy Efficient Chiplet-Based Systems
Jin, Junghoon
Kim, Seungjun
Kim, Jongsun
IEEE ACCESS, 2022, 10 : 124217 - 124226
[35] Design of a Low-Power Linear SAR-Based All-Digital Delay-Locked Loop
Quchani, Mohammadreza Esmaeilpour
Maymandi-Nejad, Mohammad
2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 118 - 124
[36] All-digital modulation module for power-line communication based on TMS320C5402
Zheng, Yingqiang
Zhang, Zhenren
Dianli Xitong Zidonghua/Automation of Electric Power Systems, 2004, 28 (09): : 62 - 65
[37] A 4.75-GHz Fractional Frequency Divider-by-1.25 With TDC-Based All-Digital Spur Calibration in 45-nm CMOS
Pellerano, Stefano
Madoglio, Paolo
Palaskas, Yorgos
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3422 - 3433
[38] A 2.4-GHz All-Digital PLL With a 1-ps Resolution 0.9-mW Edge-Interchanging-Based Stochastic TDC
Wu, Jianhui
Wang, Zixuan
Chen, Chao
Huang, Cheng
Zhang, Meng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 917 - 921
[39] Multichannel 64-QAM transmission in AM/digital and all-digital hybrid-fiber-coax based video dial-tone systems
Joyce, GR
Olshansky, R
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1996, 14 (06) : 1062 - 1065
[40] A New Instrument Based on Cyclic Spectral Analysis for Power Measurement in Digital Telecommunication Systems
Angrisani, Leopoldo
Lo Moriello, Rosario Schiano
Vadursi, Michele
2008 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2008, : 1334 - +

← 1 2 3 4 5 →