A reduced clock-swing flip-flop (RCSFF) for 63% power reduction

被引：160

作者：

Kawaguchi, H ^{[1
]}

Sakurai, T ^{[1
]}

机构：

[1] Univ Tokyo, Inst Ind Sci, Minato Ku, Tokyo 1068558, Japan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1998年 / 33卷 / 05期

关键词：

differential circuit; flip-flops; leak current; low-power CMOS circuit; low-voltage CMOS circuit; RC bus; RC delay; RC interconnect;

D O I：

10.1109/4.668997

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A reduced clock-swing hip-hop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special hip-hop which embodies the leak current cutoff mechanism. The RCSFF can reduce the clock system power of a VLSI down to one-third compared to the conventional flip-flop. This power improvement is achieved through the reduced clock swing down to 1 V. The area and the delay of the RCSFF can also be reduced by a factor of about 20% compared to the conventional flip-flop. The RCSFF can also reduce the RC delay of a long RC interconnect to one-half.

引用

页码：807 / 811

页数：5

共 50 条

[41] Flip-flop insertion with shifted-phase clocks for FPGA power reduction
Lim, H
Lee, K
Cho, Y
Chang, N
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 335 - 342
[42] Loosely coupled multi-bit flip-flop allocation for power reduction
Moon, Hyoungseok
Kim, Taewhan
INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 125 - 133
[43] Design of a Low-Power Pulse-Triggered Flip-Flop with Conditional Clock Technique
Xiang, Guang-Ping
Shen, Ji-Zhong
Wu, Xue-Xiang
Geng, Liang
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 121 - 124
[44] Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop
Islam, Riadul
Guthaus, Matthew R.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (04) : 1156 - 1164
[45] Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization
Lin, Mark Po-Hung
Hsu, Chih-Cheng
Chen, Yu-Chuan
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (02) : 280 - 292
[46] Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization
Kwon, Taehyun
Imran, Muhammad
Pan, David Z.
Yang, Joon-Sung
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (05) : 1256 - 1268
[47] Low-power clock branch sharing double-edge triggered flip-flop
Zhao, Peiyi
McNeely, Jason
Golconda, Pradeep
Bayoumi, Magdy A.
Barcenas, Robert A.
Kuang, Weidong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 338 - 345
[48] Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design
Alioto, Massimo
Consoli, Elio
Palumbo, Gaetano
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) : 1273 - 1286
[49] Power-Driven Flip-Flop Merging and Relocation
Wang, Shao-Huan
Liang, Yu-Yi
Kuo, Tien-Yu
Mak, Wai-Kei
ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 107 - 114
[50] A Power Efficient Hold-Friendly Flip-Flop
Ahmadi, Rubil
2008 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, 2008, : 81 - 84

← 1 2 3 4 5 →