A reduced clock-swing flip-flop (RCSFF) for 63% power reduction

被引：160

作者：

Kawaguchi, H ^{[1
]}

Sakurai, T ^{[1
]}

机构：

[1] Univ Tokyo, Inst Ind Sci, Minato Ku, Tokyo 1068558, Japan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1998年 / 33卷 / 05期

关键词：

differential circuit; flip-flops; leak current; low-power CMOS circuit; low-voltage CMOS circuit; RC bus; RC delay; RC interconnect;

D O I：

10.1109/4.668997

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A reduced clock-swing hip-hop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special hip-hop which embodies the leak current cutoff mechanism. The RCSFF can reduce the clock system power of a VLSI down to one-third compared to the conventional flip-flop. This power improvement is achieved through the reduced clock swing down to 1 V. The area and the delay of the RCSFF can also be reduced by a factor of about 20% compared to the conventional flip-flop. The RCSFF can also reduce the RC delay of a long RC interconnect to one-half.

引用

页码：807 / 811

页数：5

共 50 条

[31] Dynamic flip-flop with improved power
Nedovic, N
Oklobdzija, VG
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 323 - 326
[32] Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks
Esmaeili, Seyed E.
Al-Kahlili, Asim J.
Cowan, Glenn E. R.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (08) : 1547 - 1551
[33] Leveraging delay slack in flip-flop and buffer insertion for power reduction
Simonson, L
Tam, KH
Akkiraju, T
Mohan, M
He, L
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 69 - 74
[34] VLFF - A very low-power flip-flop with only two clock transistors
Maheshwari, Yugal Kishore
Sachdev, Manoj
INTEGRATION-THE VLSI JOURNAL, 2025, 100
[35] Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power Optimization
Roman-Vicharra, Cristhian
Chen, Yiran
Hu, Jiang
PROCEEDINGS OF THE 2024 ACM/IEEE INTERNATIONAL SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
[36] VLFF - A Very Low-power Flip-flop with only Two Clock Transistors
Maheshwari, Yugal
Sachdev, Manoj
2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 324 - 329
[37] Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power Optimization
Roman-Vicharra, Cristhian
Chen, Yiran
Hu, Jiang
2024 ACM/IEEE 6TH SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
[38] Reduced setup time static D flip-flop
Zhou, J
Liu, J
Zhou, D
ELECTRONICS LETTERS, 2001, 37 (05) : 279 - 280
[39] On the computational power of flip-flop proteins on membranes
Krishna, Shankara Narayanan
Computation and Logic in the Real World, Proceedings, 2007, 4497 : 695 - 704
[40] Application of clock gating techniques at a flip-flop level to switching noise reduction in VLSI circuits
Parra, P
Castro, J
Valencia, M
Acosta, AJ
VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1003 - 1014

← 1 2 3 4 5 →