Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures

被引:32
|
作者
Zheng, Hao [1 ]
Wang, Ke [1 ]
Louri, Ahmed [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
Network-on-Chips (NoCs); Reinforcement Learning; Reconfigurable Topology; Flexible NoC Designs; WIRE-DELAY; RECONFIGURATION; PERFORMANCE;
D O I
10.1109/HPCA51647.2021.00066
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased computational capability in heterogeneous manycore architectures facilitates the concurrent execution of many applications. This requires, among other things, a flexible, high-performance, and energy-efficient communication fabric capable of handling a variety of traffic patterns needed for running multiple applications at the same time. Such stringent requirements are posing a major challenge for current Network-on-Chips (NoCs) design. In this paper, we propose Adapt-NoC, a flexible NoC architecture, along with a reinforcement learning (RL)-based control policy, that can provide efficient communication support for concurrent application execution. Adapt-NoC can dynamically allocate several disjoint regions of the NoC, called subNoCs, with different sizes and locations for the concurrently running applications. Each of the dynamically-allocated subNoCs is capable of adapting to a given topology such as a mesh, cmesh, torus, or tree thus tailoring the topology to satisfy application's needs in terms of performance and power consumption. Moreover, we explore the use of RL to design an efficient control policy which optimizes the subNoC topology selection for a given application. As such, Adapt-NoC can not only provide several topology choices for concurrently running applications, but can also optimize the selection of the most suitable topology for a given application with the aim of improving performance and energy efficiency. We evaluate Adapt-NoC using both GPU and CPU benchmark suites. Simulation results show that the proposed Adapt-NoC can achieve up to 34% latency reduction, 10% overall execution time reduction and 53% NoC energy-efficiency improvement when compared to prior work.
引用
收藏
页码:723 / 735
页数:13
相关论文
共 50 条
  • [1] Optimizing the Heterogeneous Network On-Chip Design in Manycore Architectures
    Tung Thanh Le
    Ning, Rui
    Zhao, Dan
    Wu, Hongyi
    Bayoumi, Magdy
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 184 - 189
  • [2] Hybrid Network-on-Chip Architectures for Accelerating Deep Learning Kernels on Heterogeneous Manycore Platforms
    Choi, Wonje
    Duraisamy, Karthi
    Kim, Ryan Gary
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Marculescu, Radu
    Marculescu, Diana
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [3] ALPHA: A Learning-Enabled High-Performance Network-on-Chip Router Design for Heterogeneous Manycore Architectures
    Li, Yuan
    Louri, Ahmed
    IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2021, 6 (02): : 274 - 288
  • [4] Secure Model Checkers for Network-on-Chip (NoC) Architectures
    Boraten, Travis
    DiTomaso, Dominic
    Kodi, Avinash Karanth
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 45 - 50
  • [5] Techniques for Network-on-Chip (NoC) Design and Test
    Chattopadhyay, Santanu
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
  • [6] Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures
    Kreutz, M
    Marcon, CA
    Carro, L
    Wagner, F
    Susin, AA
    SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 190 - 195
  • [7] Network-on-chip architectures and design methods
    Benini, L
    Bertozzi, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 261 - 272
  • [8] Network-on-chip architectures and design methodologies
    Palesi, Maurizio
    Kumar, Shashi
    Marculescu, Radu
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 83 - 84
  • [9] Runtime Techniques to Mitigate Soft Errors in Network-on-Chip (NoC) Architectures
    Boraten, Travis
    Kodi, Avinash Karanth
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (03) : 682 - 695
  • [10] VERSAL NETWORK-on-CHIP (NoC)
    Swarbrick, Ian
    Gaitonde, Dinesh
    Ahmad, Sagheer
    Jayadev, Bala
    Cuppett, Jeff
    Morshed, Abbas
    Gaide, Brian
    Arbel, Ygal
    2019 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2019), 2019, : 13 - 17