Enabling technologies for reconfigurable system-on-chip

被引:2
|
作者
Bergmann, NW [1 ]
机构
[1] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
关键词
D O I
10.1109/FPT.2002.1188711
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconfigurable computing technology (RCT) has provided an alternative to conventional von-Neumann computing which is academically intriguing but of marginal commercial interest to mainstream desktop and supercomputer communities. This paper describes a number of key enabling technologies in the form of an overall design methodology which need to be developed in order to make embedded RCT an effective implementation technology. The paper also describes some first steps that our research group is making in developing these technologies.
引用
收藏
页码:360 / 363
页数:4
相关论文
共 50 条
  • [41] Dynamic adaptation of Hardware-Software scheduling for reconfigurable system-on-chip
    Ghaffari, Fakhreddine
    Miramond, Benoit
    Verdier, Francois
    RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 112 - 118
  • [42] Enhancements of reconfigurable system-on-chip data processing units for space application
    Osterloh, B.
    Michalik, H.
    Fiethe, B.
    Bubenhagen, F.
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 258 - +
  • [43] SystemG-based reconfigurable IP modelling for system-on-chip design
    Ahmadinia, Ali
    Ahmad, Balal
    Erdogan, Ahmet
    Arslan, Tughrul
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 362 - 367
  • [44] On the Design of Highly Reliable System-on-Chip using Dynamically Reconfigurable FPGAs
    Du, Boyang
    Sterpone, Luca
    Venditti, Lorenzo
    Codinachs, David Merodio
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [45] Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip
    Mignolet, JY
    Nollet, V
    Coene, P
    Verkest, D
    Vernalde, S
    Lauwereins, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 986 - 991
  • [46] A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture
    Xie, X
    Williams, JA
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [47] A HIPERLAN/2-IEEE 802.11a reconfigurable System-on-Chip
    Blionas, S
    Masselos, K
    Dre, C
    Drosos, C
    Ieromnimon, F
    Pagonis, T
    Pneymatikakis, A
    Tatsaki, A
    Trimis, T
    Vontzalidis, A
    Metafas, D
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1080 - 1083
  • [48] Hardware building blocks of a mixed granularity reconfigurable system-on-chip platform
    Masselos, K
    Blionas, S
    Mignolet, JY
    Foster, A
    Soudris, D
    Nikolaidis, S
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 613 - 622
  • [49] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions
    Xie, Xin
    Williams, John
    Bergmann, Neil
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
  • [50] Operating system integration and performance of a multi stream cipher architecture for reconfigurable system-on-chip
    Wee, C. M.
    Sutton, P. R.
    Bergmann, N. W.
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 283 - +