3D network-on-chip design for embedded ubiquitous computing systems

被引:6
|
作者
Wang, Zheng [1 ]
Gu, Huaxi [1 ]
Chen, Yawen [2 ]
Yang, Yintang [3 ]
Wang, Kun [4 ]
机构
[1] Xidian Univ, State Key Lab ISN, Xian, Peoples R China
[2] Univ Otago, Otago, New Zealand
[3] Xidian Univ, Inst Microelect, Xian, Peoples R China
[4] Xidian Univ, Sch Comp Sci & Technol, Xian, Peoples R China
基金
美国国家科学基金会;
关键词
Ubiquitous computing; Networks-on-chip; Multi-cores processors; PATHS;
D O I
10.1016/j.sysarc.2016.10.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ubiquitous High-Performance Computing applications, such as cyber-physical systems, sensor networks and virtual reality require the support of terascale embedded systems that can deliver higher performance than current systems. Multi-cores, many-cores and heterogeneous processors are becoming the typical design choices to satisfy these requirements. Inter core communication has been one of the major challenges as it affects the bandwidth and power consumption of the multi-cores processors. Network-on Chips (NoCs) present a fast and scalable interconnection solution to fulfill the requirements of Ubiquitous High-Performance Computing applications. This paper proposes a novel 3D Network-on-Chip called Octagon for Ubiquitous Computing (OUC) that is designed for Embedded Ubiquitous Computing Systems. OUC provides low network diameter and path diversity. Simulation results show that the proposed topology achieves a significant decrease in latency and an average 21.54% and 12.89% improvement in average throughput under hotspot and uniform traffic pattern respectively. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:39 / 46
页数:8
相关论文
共 50 条
  • [31] 3D Network-on-Chip with on-chip DRAM: An empirical analysis for future Chip Multiprocessor
    Xu, Thomas Canhao
    Yang, Bo
    Yin, Alexander Wei
    Liljeberg, Pasi
    Tenhunen, Hannu
    World Academy of Science, Engineering and Technology, 2010, 46 : 18 - 24
  • [32] Economizing TSV Resources in 3-D Network-on-Chip Design
    Wang, Ying
    Han, Yin-He
    Zhang, Lei
    Fu, Bin-Zhang
    Liu, Cheng
    Li, Hua-Wei
    Li, Xiaowei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 493 - 506
  • [33] Network-on-Chip Design Guidelines for Monolithic 3-D Integration
    Akgun, Itir
    Stow, Dylan
    Xie, Yuan
    IEEE MICRO, 2019, 39 (06) : 46 - 53
  • [34] A Path Optimized Multicast Routing Algorithm for 3D Network-on-Chip
    Liu, Zhaorui
    Wu, Ning
    Zhou, Lei
    Yan, Gaizhen
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 43 - 48
  • [35] Low-overhead Routing Algorithm for 3D Network-on-Chip
    Ben Ahmed, Akram
    Ben Abdallah, Abderazek
    2012 THIRD INTERNATIONAL CONFERENCE ON NETWORKING AND COMPUTING (ICNC 2012), 2012, : 23 - 32
  • [36] Improving Reliability in Application-Specific 3D Network-on-Chip
    Hosseinzadeh, Farnoosh
    Bagherzadeh, Nader
    Khademzadeh, Ahmad
    Janidarmian, Majid
    Koupaei, Fathollah Karimi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL I, 2012, : 204 - 209
  • [37] Deflection Routing in 3D Network-on-Chip with Limited Vertical Bandwidth
    Lee, Jinho
    Lee, Dongwoo
    Kim, Sunwook
    Choi, Kiyoung
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
  • [38] Soft-Error Resilient 3D Network-on-Chip Router
    Dang, Khanh N.
    Meyer, Michael
    Okuyama, Yuichi
    Ben Abdallah, Abderazek
    Xuan-Tu Tran
    2015 IEEE 7TH INTERNATIONAL CONFERENCE ON AWARENESS SCIENCE & TECHNOLOGY (ICAST), 2015, : 84 - 90
  • [39] Energy efficient 3D network-on-chip based on approximate communication
    Momeni, M.
    Shahhoseini, H. S.
    COMPUTER NETWORKS, 2022, 203
  • [40] Vertical Interconnects Squeezing in Symmetric 3D Mesh Network-on-Chip
    Liu, Cheng
    Zhang, Lei
    Han, Yinhe
    Li, Xiaowei
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,