3D network-on-chip design for embedded ubiquitous computing systems

被引:6
|
作者
Wang, Zheng [1 ]
Gu, Huaxi [1 ]
Chen, Yawen [2 ]
Yang, Yintang [3 ]
Wang, Kun [4 ]
机构
[1] Xidian Univ, State Key Lab ISN, Xian, Peoples R China
[2] Univ Otago, Otago, New Zealand
[3] Xidian Univ, Inst Microelect, Xian, Peoples R China
[4] Xidian Univ, Sch Comp Sci & Technol, Xian, Peoples R China
基金
美国国家科学基金会;
关键词
Ubiquitous computing; Networks-on-chip; Multi-cores processors; PATHS;
D O I
10.1016/j.sysarc.2016.10.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ubiquitous High-Performance Computing applications, such as cyber-physical systems, sensor networks and virtual reality require the support of terascale embedded systems that can deliver higher performance than current systems. Multi-cores, many-cores and heterogeneous processors are becoming the typical design choices to satisfy these requirements. Inter core communication has been one of the major challenges as it affects the bandwidth and power consumption of the multi-cores processors. Network-on Chips (NoCs) present a fast and scalable interconnection solution to fulfill the requirements of Ubiquitous High-Performance Computing applications. This paper proposes a novel 3D Network-on-Chip called Octagon for Ubiquitous Computing (OUC) that is designed for Embedded Ubiquitous Computing Systems. OUC provides low network diameter and path diversity. Simulation results show that the proposed topology achieves a significant decrease in latency and an average 21.54% and 12.89% improvement in average throughput under hotspot and uniform traffic pattern respectively. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:39 / 46
页数:8
相关论文
共 50 条
  • [21] A survey on mapping and scheduling techniques for 3D Network-on-chip
    Kaur, Simran Preet
    Ghose, Manojit
    Pathak, Ananya
    Patole, Rutuja
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 147
  • [22] 3D(Dimensional)-Wired and Wireless Network-on-Chip (NoC)
    Ashokkumar, N.
    Nagarajan, P.
    Venkatramana, P.
    INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES, ICICCT 2019, 2020, 89 : 113 - 119
  • [23] Optimal placement of vertical connections in 3D Network-on-Chip
    Xu, Thomas Canhao
    Schley, Gert
    Liljeberg, Pasi
    Radetzki, Martin
    Plosila, Juha
    Tenhunen, Hannu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 441 - 454
  • [24] Comparative study on 3D optical network-on-chip architectures
    Zhang, Jun
    Gu, Huaxi
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
  • [25] Thermal and competition aware mapping for 3D network-on-chip
    Zhang, Bixia
    Gu, Huaxi
    Yang, Yintang
    Wang, Kun
    Wang, Zhengyu
    IEICE ELECTRONICS EXPRESS, 2012, 9 (19): : 1510 - 1515
  • [26] Design of Antennas for 3D Wireless Network-on-Chip with Micro-Fluidic Cooling Layers
    Munuswamy, Chetan Kumar
    Venkataraman, Jayanti
    Ganguly, Amlan
    2016 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2016, : 257 - 258
  • [27] A study of 3D Network-on-Chip design for data parallel H.264 coding
    Xu, Thomas Canhao
    Yin, Alexander Wei
    Liljeberg, Pasi
    Tenhunen, Hannu
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (07) : 603 - 612
  • [28] An Adaptive Routing Algorithm Based on Network Partitioning for 3D Network-on-Chip
    Dai, Jindun
    Jiang, Xin
    Watanabe, Takahiro
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (IEEE CITS), 2017, : 229 - 233
  • [29] Network on chip and parallel computing in embedded systems
    Belkacemi, Dihia
    Bouchebaba, Youcef
    Daoui, Mehammed
    Lalam, Mustapha
    2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), 2016, : 146 - 152
  • [30] Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach
    Lee, Dongjin
    Das, Sourav
    Kim, Dae Hyun
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)