3D network-on-chip design for embedded ubiquitous computing systems

被引:6
|
作者
Wang, Zheng [1 ]
Gu, Huaxi [1 ]
Chen, Yawen [2 ]
Yang, Yintang [3 ]
Wang, Kun [4 ]
机构
[1] Xidian Univ, State Key Lab ISN, Xian, Peoples R China
[2] Univ Otago, Otago, New Zealand
[3] Xidian Univ, Inst Microelect, Xian, Peoples R China
[4] Xidian Univ, Sch Comp Sci & Technol, Xian, Peoples R China
基金
美国国家科学基金会;
关键词
Ubiquitous computing; Networks-on-chip; Multi-cores processors; PATHS;
D O I
10.1016/j.sysarc.2016.10.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ubiquitous High-Performance Computing applications, such as cyber-physical systems, sensor networks and virtual reality require the support of terascale embedded systems that can deliver higher performance than current systems. Multi-cores, many-cores and heterogeneous processors are becoming the typical design choices to satisfy these requirements. Inter core communication has been one of the major challenges as it affects the bandwidth and power consumption of the multi-cores processors. Network-on Chips (NoCs) present a fast and scalable interconnection solution to fulfill the requirements of Ubiquitous High-Performance Computing applications. This paper proposes a novel 3D Network-on-Chip called Octagon for Ubiquitous Computing (OUC) that is designed for Embedded Ubiquitous Computing Systems. OUC provides low network diameter and path diversity. Simulation results show that the proposed topology achieves a significant decrease in latency and an average 21.54% and 12.89% improvement in average throughput under hotspot and uniform traffic pattern respectively. (C) 2016 Elsevier B.V. All rights reserved.
引用
收藏
页码:39 / 46
页数:8
相关论文
共 50 条
  • [1] Optimized 3D Network-on-Chip Design Using Simulated Allocation
    Zhou, Pingqiang
    Yuh, Ping-Hung
    Sapatnekar, Sachin S.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (02)
  • [2] Wireless Interconnects for 3D Network-on-Chip with Embedded Micro Thermofluidic Cooling Channels
    Caporale, Christopher
    Venkataraman, Jayanti
    2015 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION & USNC/URSI NATIONAL RADIO SCIENCE MEETING, 2015, : 1454 - 1455
  • [3] LETI DEVELOPS 3D NETWORK-ON-CHIP TO IMPROVE HIGH-PERFORMANCE COMPUTING
    不详
    ELECTRONICS WORLD, 2016, 122 (1966): : 6 - 6
  • [4] Reconfigurable Network-on-Chip for 3D Neural Network Accelerators
    Firuzan, Arash
    Modarressi, Mehdi
    Daneshtalab, Masoud
    Reshadi, Midia
    2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,
  • [5] OPTNOC: An Optimized 3D Network-on-Chip Design for Fast Memory Access
    Xu, Thomas Canhao
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    PARALLEL COMPUTING TECHNOLOGIES (PACT 2013), 2013, 7979 : 436 - 441
  • [6] Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip
    Li, Katherine Shu-Min
    Wang, Sying-Jyan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (04)
  • [7] Volumetric Degenerative Routing for 3D Network-on-Chip
    Bala, Druhin
    You, Chao
    2012 IEEE INTERNATIONAL CONFERENCE ON WIRELESS INFORMATION TECHNOLOGY AND SYSTEMS (ICWITS), 2012,
  • [8] Methods for TSVs Placement in 3D Network-on-Chip
    Kurbanov, Lev
    Matveeva, Nadezhda
    Suvorova, Elena
    PROCEEDINGS OF THE 19TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION (FRUCT), 2016, : 113 - 120
  • [9] Efficient routing in network-on-chip for 3D topologies
    Silva Junior, Luneque
    Nedjah, Nadia
    Mourelle, Luiza De Macedo
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1695 - 1712
  • [10] Exploring 3D Network-on-Chip Architectures and Challenges
    Tyagi, Sapna
    Maheshwari, Piyush
    Agarwal, Amit
    Avasthi, Vinay
    2017 INTERNATIONAL CONFERENCE ON COMPUTER AND APPLICATIONS (ICCA), 2017, : 97 - 101