New wave Fan-out package For Heterogeneous Integration

被引:0
|
作者
Chao, Shin-Hua [1 ,2 ]
Sung, Yuan-Fu [1 ]
Luh, Ding-Bang [2 ]
机构
[1] Adv Semicond Engn Grp, Kaohsiung 811, Taiwan
[2] Natl Cheng Kung Univ, Dept Ind Design, Tainan 701011, Taiwan
关键词
fan-out package; heterogeneous integration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Slowing Moore's law and never-ending system demand for multi-functional integration had set a new stage for "advanced packages", since 2.5D interposer FCBGA with GPU & HBM successfully developed in 2015. Recently "Fan Out Wafer-level Package" started to be adopted by high-end smart phone AP design, for ultra-thin and excellent interconnect performance. This not only inspires packaging industry, but represents an emerging trend from diversified system requirements to converged package platform, after the 15-year packaging renaissance since wafer-bumping & Flip Chip went to mass-market. In the booming Fanout package trend, the industry is expanding the horizon of "Fanout Package" to penetrate into mainstream market. This study will start with the fundamental needs & driving forces for Fan-out Package from end-product requirement, package design perspective, as well as interconnect evolution trend, some basic package formats such as single die, die-2-die, package-on-package, and even Fanout SiP module integration will also be discussed, together with new process challenges from heterogeneous integration. Finally we shall propose further a more "generalized" Fan-Out Package, as building blocks for the new wave of heterogeneous integration!
引用
收藏
页码:321 / 324
页数:4
相关论文
共 50 条
  • [31] Warpage and RDL Stress Analysis in Large Fan-Out Package with Multi-Chiplet Integration
    Wong, Jen-Hsien
    Wu, NanYi
    Lai, Wei-Hong
    Chen, Dao-Long
    Chen, Tang-Yuan
    Chen, Chung-Hao
    Wu, Yi-Hsien
    Chang, Yung-shun
    Kao, Chin-Li
    Tarng, David
    Lee, Teck Chong
    Hung, C. P.
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1074 - 1079
  • [32] Fan-Out RDL-first Panel-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Ko, Cheng-Ta
    Yang, Kai-Ming
    Peng, Chia-Yu
    Xia, Tim
    Lin, Puru Bruce
    Chen, J. J.
    Huang, Po-Chun
    Liu, Hsing Ning
    Tseng, Tzvy-Jang
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 339 - 347
  • [33] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John H.
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Yu-Hua
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1561 - 1572
  • [34] Mechanical Characterization Comparison as Flip-Chip Package to Fan-Out Package
    Chen, Dao-Long
    Sung, Po-Hsien
    Yin, Wei-Jie
    Shih, Meng-Kai
    Tarng, David
    Hung, Chih-Pin
    [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 266 - 269
  • [35] Warpage Simulation and Analysis for Panel Level Fan-out Package
    Lan, Jia-Shen
    Wu, Mei-Ling
    [J]. PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1160 - 1164
  • [36] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    [J]. 2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [37] Scalable Chiplet package using Fan-Out Embedded Bridge
    Lin, Joe
    Chung, C. Key
    Lin, C. F.
    Liao, Ally
    Lu, Ying Ju
    Chen, Jia Shuang
    Ng, Daniel
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 14 - 18
  • [38] Fan-out Panel Level Package with Fine Pitch Pattern
    Kim, Jinyoung
    Choi, Ikjun
    Park, JunHyeong
    Lee, Jae-Ean
    Jeong, TaeSung
    Byun, Jungsoo
    Ko, YoungGwan
    Hur, Kangheon
    Kim, Dea-Woo
    Oh, Kyung Suk
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 52 - 57
  • [39] FOStrip Technique for Low-Cost Fan-Out Package
    Lin, I-Hung
    Chen, Yu-Tai
    Huang, Ji-Ting
    Lu, Hsiang-Hua
    Pan, Ying-Chieh
    Wang, Chien-Hui
    Ni, Tom
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [40] Latest material technologies for Fan-Out Wafer Level Package
    Watanabe, Itaru
    Kouda, Masaya
    Makihara, Koji
    Shinozaki, Hiroki
    [J]. 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,