共 50 条
- [31] Warpage and RDL Stress Analysis in Large Fan-Out Package with Multi-Chiplet Integration [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1074 - 1079
- [32] Fan-Out RDL-first Panel-Level Packaging for Heterogeneous Integration [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 339 - 347
- [33] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1561 - 1572
- [34] Mechanical Characterization Comparison as Flip-Chip Package to Fan-Out Package [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 266 - 269
- [35] Warpage Simulation and Analysis for Panel Level Fan-out Package [J]. PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1160 - 1164
- [36] Fan-Out Wafer Level Chip Scale Package Testing [J]. 2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
- [37] Scalable Chiplet package using Fan-Out Embedded Bridge [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 14 - 18
- [38] Fan-out Panel Level Package with Fine Pitch Pattern [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 52 - 57
- [39] FOStrip Technique for Low-Cost Fan-Out Package [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
- [40] Latest material technologies for Fan-Out Wafer Level Package [J]. 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,