FOStrip Technique for Low-Cost Fan-Out Package

被引:0
|
作者
Lin, I-Hung [1 ]
Chen, Yu-Tai [1 ]
Huang, Ji-Ting [1 ]
Lu, Hsiang-Hua [1 ]
Pan, Ying-Chieh [1 ]
Wang, Chien-Hui [1 ]
Ni, Tom [1 ]
机构
[1] Kore Semicond Co Ltd, Qingdao, Peoples R China
关键词
FOStrip; Fan-Out Package; Substrate-less package; Strip level package;
D O I
10.1109/ICEPT59018.2023.10492056
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a novel method for the low-cost fan-out package named FOStrip (R) and successfully builds up the test vehicle with a package size of 17mm x 17mm. The FOStrip is a chip-last strip level fan-out package technique and is not only compatible with both wafer level and panel level processes in the front-end assembly process but also retains the benefit of the strip level process in the back-end assembly process. Due to the warpage control being the main issue in the process for fan-out wafer level package (FOWLP) or fan-out panel level package (FOPLP), the material selection is extremely important, and it also affects the cost. The superior FOStrip technique shows better warpage control in the process because the strip size is smaller than the wafer or panel size. In other words, it has more space in material selection and could get better cost control. Furthermore, the FOStrip is compatible with the general substrate electronic package process flow and doesn't need to invest additional equipment in the back-end assembly process. The demand for organic substrates has also increased with the continuous increase in applications such as servers, high-performance computing (HPC), Networks, and automotive applications. Meanwhile, the increasing application of chiplet design and the adoption rate of 2.5/3D packaging technology have made organic substrates usher in a structural increase in demand. A feature of the fan-out package is a substrate-less package that it uses RDL for interconnection. Compared with organic substrates, RDL has a finer line width and line spacing, so a more compact routing configuration can be designed, which in turn shortens the transmission line path and excellent high-speed signal transmission, and the package size can be further miniature. The fan-out package is a substrate-less package and could shrink the package size, Using the FOStrip technique not only has the benefit of the fan-out package but also has the low-cost benefit in the process, in the roughly estimate the fan-out package could reduce the cost equal or less than 50% by comparing with the general substrate-type packages. As a result, a test vehicle with a package size of 17mm x 17mm has been successfully built by the FOStrip (R) technique, and the package warpage was measured less than 20um by shadow moire.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Low-Cost Superconducting Fan-Out With Cell $\text{I}_\text{C}$ Ranking
    Volk, Jennifer
    Tzimpragos, Georgios
    Wynn, Alex
    Golden, Evan
    Sherwood, Timothy
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (06)
  • [2] Electrical, Thermal, and Mechanical Characterization of eWLB, Fully Molded Fan-Out Package, and Fan-Out Chip Last Package
    Shih, Mengkai
    Huang, Chih-Yi
    Chen, Tsan-Hsien
    Wang, Chen-Chao
    Tarng, David
    Hung, C. P.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1765 - 1775
  • [3] Advanced System in Package with Fan-out Chip on Substrate
    Lin, Yuan-Ting
    Hsieh, Brian C. C.
    Lou, J. W.
    Chen, Eatice
    Wang, Chiyu
    Tsai, Lung
    Hsieh, Adren
    [J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 273 - 276
  • [4] Package Design Optimization of the Fan-out Interposer System
    Kim, Sang Kyu
    Park, Sangwook
    Cha, Seung Yong
    Jung, Sang Nam
    Kim, Gyongbum
    Oh, Dan
    Kim, Joonsung
    Kim, Sang-Uk
    Lee, Seok Won
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 22 - 27
  • [5] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [6] New wave Fan-out package For Heterogeneous Integration
    Chao, Shin-Hua
    Sung, Yuan-Fu
    Luh, Ding-Bang
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 321 - 324
  • [7] Hybrid Fan-out Package for Vertical Heterogeneous Integration
    Chuang, Po-Yao
    Lin, M-L
    Hung, S-T
    Wu, Y-W
    Wong, D-C
    Yew, M-C
    Hsu, C-K
    Liao, L-L
    Lai, P-Y
    Tsai, P-H
    Chen, S-M
    Cheng, S-K
    Jeng, Shin-Puu
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 333 - 338
  • [8] Design and Electrical Analysis for Adavanced Fan-out Package-on-Package
    Pan, Po-Chih
    Hsieh, Tsun-Lung
    Huang, Chih-Yi
    Jhong, Ming-Fong
    Wang, Chen-Chao
    [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [9] Evaluation of fan-out wafer level package strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    [J]. MICROELECTRONICS INTERNATIONAL, 2019, 36 (02) : 54 - 61
  • [10] Development of Advanced Fan-out Wafer Level Package
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasamy Yun
    Huang, Bing Hong
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 699 - 708