Test scheduling for network-on-chip with BIST and precedence constraints

被引：0

作者：

Liu, C ^{[1
]}

Cota, É ^{[1
]}

Sharif, H ^{[1
]}

Pradhan, DK ^{[1
]}

机构：

[1] Univ Nebraska, Omaha, NE 68182 USA

来源：

INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Network-on-a-Chip (NoC) is becoming a promising paradigm of core-based system. In this paper we propose a new method for test scheduling in No C The method is based on the use of a dedicated routing path for the test of each core. We show that test scheduling under this approach is NP-complete and present an ILP model for solving small NoC instances. For NoCs with larger number of cores, we present an efficient heuristic. We then improve the heuristic by including BISTs and precedence constraints. Experimental results for the ITC'02 SoC benchmarks show that the new method leads to substantial reduction on test application time compared to previous work. The inclusion of BIST tests and precedence constraints provides a comprehensive solution for test scheduling in NoC.

引用

页码：1369 / 1378

页数：10

共 50 条

[1] Research on BIST test method for network-on-chip FIFOs
School of Automation Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China
Yi Qi Yi Biao Xue Bao, 2009, 8 (1768-1772):
[2] BIST for network-on-chip interconnect infrastructures
Grecu, Cristian
Pande, Partha
Ivanov, Andre
Saleh, Res
24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 30 - +
[3] BIST method of SRAM for network-on-chip
Xu Chuanpei
Tao Yi
Wan Chunting
PROCEEDINGS OF 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), VOL. 1, 2015, : 558 - 562
[4] A TDM test scheduling method for network-on-chip systems
Nolen, John Mark
Mahapatra, Rabi
MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 90 - +
[5] System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints
Iyengar, V
Chakrabarty, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (09) : 1088 - 1094
[6] Reuse-based test access and integrated test scheduling for network-on-chip
Liu, Chunsheng
Link, Zach
Pradhan, D. K.
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 301 - +
[7] A SIMULATED ANNEALING ALGORITHM FOR SYSTEM-ON-CHIP TEST SCHEDULING WITH POWER AND PRECEDENCE CONSTRAINTS
Harmanani, Haidar M.
Salamy, Hassan A.
INTERNATIONAL JOURNAL OF COMPUTATIONAL INTELLIGENCE AND APPLICATIONS, 2006, 6 (04) : 511 - 530
[8] Preemptive Test Scheduling for Network-on-Chip Using Particle Swarm Optimization
Manna, Kanchan
Singh, Shailesh
Chattopadhyay, Santanu
Sengupta, Indranil
VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 74 - 82
[9] Packet scheduling in proteo network-on-chip
Tortos, DAS
Nurmi, J
Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Networks, 2004, : 116 - 121
[10] Research on test scheduling of three dimensional network-on-chip with bandwidth division multiplexing
Xu, Chuanpei
Liu, Yang
Mo, Wei
Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2015, 36 (09): : 2120 - 2128

← 1 2 3 4 5 →