Cellular Automata Based Hardware Accelerator for Parallel Maze Routing

被引：0

作者：

Saurabh, Shashank ^{[1
]}

Lin, Kuen-Wey ^{[2
]}

Li, Yih-Lang ^{[2
]}

机构：

[1] IIT BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India

[2] Natl Chiao Tung Univ, Inst Comp Sci & Engn, Hsinchu 300, Taiwan

来源：

PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016) | 2016年

关键词：

maze routing; hardware accelerator; cellular automata;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper introduces a scalable hardware design to accelerate the maze algorithm for VLSI routing on Cellular automata (CA). The time-complexities of wave-propagation and back-tracing on CA are both O(n) while constant time for label clearing. Innately high parallelism of CA largely reduces the runtime in wave propagation and label clearing. The RTL implementation for this design has been developed in Verilog and a cell lattice of 35. 35 cells has been implemented on FPGA. The runtime of the proposed CA is shorter than that on a sequential computer by about four to five orders of magnitude.

引用

页码：680 / 683

页数：4

共 50 条

[1] A HARDWARE ACCELERATOR FOR MAZE ROUTING
WON, YG
SAHNI, S
ELZIQ, Y
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (01) : 141 - 145
[2] A maze routing algorithm based on two dimensional cellular automata
Golzari, Shahram
Meybodi, Mohammad Reza
[J]. CELLULAR AUTOMATA, PROCEEDINGS, 2006, 4173 : 564 - 570
[3] FPGA implementation of a maze routing accelerator
Nestor, JA
[J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 992 - 995
[4] Evolving Cellular Automata for Maze Generation
Pech, Andrew
Hingston, Philip
Masek, Martin
Lam, Chiou Peng
[J]. ARTIFICIAL LIFE AND COMPUTATIONAL INTELLIGENCE, 2015, 8955 : 112 - 124
[5] Programmable cellular automata based Montgomery hardware architecture
Jeon, Jun-Cheol
Yoo, Kee-Young
[J]. APPLIED MATHEMATICS AND COMPUTATION, 2007, 186 (01) : 915 - 922
[6] Parallel optimization based on generalized cellular automata
Dianxun Shuai
Li D. Xu
Bin Zhang
[J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 3804 - +
[7] Parallel hardware implementation of cellular learning automata based evolutionary computing (CLA-EC) on FPGA
Hariri, A
Rastegar, R
Zamani, MS
Meybodi, MR
[J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 311 - 313
[8] A HARDWARE ACCELERATOR FOR HIERARCHICAL VLSI ROUTING
RAVIKUMAR, CP
SASTRY, S
[J]. INTEGRATION-THE VLSI JOURNAL, 1989, 7 (03) : 283 - 302
[9] PARALLEL MAZE ROUTING ON HYPERCUBE COMPUTERS
MALL, R
PATNAIK, LM
[J]. COMPUTER-AIDED DESIGN, 1991, 23 (06) : 454 - 459
[10] Hardware Implementation of a Crowd Evacuation Model Based on Cellular Automata
Georgoudas, Ioakeim G.
Sirakoulis, Georgios C.
Andreadis, Ioannis T.
[J]. PEDESTRIAN AND EVACUATION DYNAMICS 2008, 2010, : 451 - 463

← 1 2 3 4 5 →