Parallel hardware implementation of cellular learning automata based evolutionary computing (CLA-EC) on FPGA

被引：0
|
作者：
Hariri, A [1 ]
Rastegar, R [1 ]
Zamani, MS [1 ]
Meybodi, MR [1 ]
机构：
[1] Amirkabir Univ Technol, Tehran, Iran
来源：
FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The CLA-EC is a model obtained by combining the concepts of cellular learning automata and evolutionary algorithms. The parallel structure of the CLA-EC makes it suitable for hardware-based applications including evolvable hardware. In this paper, based on the SIMD model, a parallel architecture is proposed and implemented on FPGA. Simulation results show that the proposed architecture can solve optimization problems thousands times faster than the sequential implementations.
引用
收藏
页码：311 / 313
页数：3
相关论文
共 48 条
  • [1] Cellular learning automata based evolutionary computing (CLA-EC) for intrinsic hardware evolution
    Hariri, A
    Rastegar, R
    Navi, K
    Zamani, MS
    Meybodi, MR
    [J]. 2005 Nasa/DoD Conference on Evolvable Hardware (EH-2005), Proceedings, 2005, : 294 - 297
  • [2] A new evolutionary computing model based on cellular learning automata
    Rastegar, R
    Meybodi, MR
    [J]. 2004 IEEE CONFERENCE ON CYBERNETICS AND INTELLIGENT SYSTEMS, VOLS 1 AND 2, 2004, : 433 - 438
  • [3] Implementation of cellular learning automata on reconfigurable computing systems
    Zamani, MS
    Mehdipour, F
    Meybodi, MR
    [J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1139 - 1142
  • [4] On the implementation of cellular wave computing methods by hardware learning
    Geis, Gunter
    Gollas, Frank
    Tetzlaff, Ronald
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2930 - 2933
  • [5] A Genetically based Evolutionary Computing Technique based on Cellular Automata
    Sahoo, G.
    Humor, Tapas
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (11): : 26 - 31
  • [6] Cellular Automata Based Hardware Accelerator for Parallel Maze Routing
    Saurabh, Shashank
    Lin, Kuen-Wey
    Li, Yih-Lang
    [J]. PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016), 2016, : 680 - 683
  • [7] Hardware Implementation of a Crowd Evacuation Model Based on Cellular Automata
    Georgoudas, Ioakeim G.
    Sirakoulis, Georgios C.
    Andreadis, Ioannis T.
    [J]. PEDESTRIAN AND EVACUATION DYNAMICS 2008, 2010, : 451 - 463
  • [8] A massively parallel implementation of the watershed based on cellular automata
    Noguet, D
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 42 - 52
  • [9] FPGA implementation of hardware-oriented reaction-diffusion cellular automata models
    Ishimura, Kazuyoshi
    Komuro, Katsuro
    Schmid, Alexandre
    Asai, Tetsuya
    Motomura, Masato
    [J]. IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2015, 6 (02): : 252 - 262
  • [10] FPGA implementation of cellular automata spaces using a CAM based cellular architecture
    Weston, J. L.
    Lee, P.
    [J]. PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 315 - 322
12345