Cellular Automata Based Hardware Accelerator for Parallel Maze Routing

被引：0

作者：

Saurabh, Shashank ^{[1
]}

Lin, Kuen-Wey ^{[2
]}

Li, Yih-Lang ^{[2
]}

机构：

[1] IIT BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India

[2] Natl Chiao Tung Univ, Inst Comp Sci & Engn, Hsinchu 300, Taiwan

来源：

PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016) | 2016年

关键词：

maze routing; hardware accelerator; cellular automata;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper introduces a scalable hardware design to accelerate the maze algorithm for VLSI routing on Cellular automata (CA). The time-complexities of wave-propagation and back-tracing on CA are both O(n) while constant time for label clearing. Innately high parallelism of CA largely reduces the runtime in wave propagation and label clearing. The RTL implementation for this design has been developed in Verilog and a cell lattice of 35. 35 cells has been implemented on FPGA. The runtime of the proposed CA is shorter than that on a sequential computer by about four to five orders of magnitude.

引用

页码：680 / 683

页数：4

共 50 条

[11] L3: An FPGA-based multilayer maze routing accelerator
Nestor, JA
MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (2-3) : 87 - 97
[12] L4: An FPGA-based accelerator for detailed maze routing
Nestor, John A.
Lavine, JeremY
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 357 - 362
[13] Elliptic curve based hardware architecture using cellular automata
Jeon, Jun-Cheol
Yoo, Kee-Young
MATHEMATICS AND COMPUTERS IN SIMULATION, 2008, 79 (04) : 1197 - 1203
[14] Cellular Automata Based Solution for Detecting Hardware Trojan in CMPs
Hazra, Suvadip
Dalui, Mamata
RECENT ADVANCES IN INTELLIGENT INFORMATION SYSTEMS AND APPLIED MATHEMATICS, 2020, 863 : 644 - 655
[15] Cellular Automata Hardware Implementations - an Overview
Dascalu, Monica
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (04): : 360 - 368
[16] A massively parallel implementation of the watershed based on cellular automata
Noguet, D
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 42 - 52
[17] HAM - A HARDWARE ACCELERATOR FOR MULTILAYER WIRE ROUTING
VENKATESWARAN, R
MAZUMDER, P
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 440 - 443
[18] A COMPARISON OF HARDWARE ACCELERATION METHODS FOR VLSI MAZE ROUTING
Elghazali, Mahdi
Areibi, Shawki
Grewal, Gary
Erb, Adam
Spenceley, Jon
IEEE TIC-STH 09: 2009 IEEE TORONTO INTERNATIONAL CONFERENCE: SCIENCE AND TECHNOLOGY FOR HUMANITY, 2009, : 563 - 568
[19] FPGA Based Hardware Accelerator for Calculations of the Parallel Robot Inverse Kinematics
Gac, Konrad
Karpiel, Grzegorz
Petko, Maciej
2012 IEEE 17TH CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION (ETFA), 2012,
[20] Ordered Access Memory Based Programmable Hardware Accelerator Parallel Architecture
Melnyk, Anatoliy
Melnyk, Viktor
2019 IEEE 15TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS (CADSM'2019), 2019,

← 1 2 3 4 5 →