Research of chip placement and routing algorithms for Board-level Photoelectric Interconnection

被引：0
|
作者：
Liu, Jian [1 ]
Wu, Zhaohua [1 ]
机构：
[1] Guilin Univ Elect Technol, Sch Elect & Mech Engn, Guilin 541004, Peoples R China
来源：
MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY | 2014年 / 556-562卷
关键词：
Board-level photoelectric interconnection; placement and routing algorithms; Genetic algorithm; Intelligent discern point algorithm;
D O I：
10.4028/www.scientific.net/AMM.556-562.1577
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This document improved genetic algorithm and Intelligent discern points algorithmin chip placement and routing for Board-level photoelectric interconnection, by comparisonofthe algorithm results to verify the effectiveness and practicality of the improved algorithm. First introduced the features of chip placement and routing for Board-level Photoelectric Interconnection. Then describes the improved method of genetic algorithms and intelligent discern points algorithms. Finally, implement algorithm by C language on VC6.0++ platform, while the data import MATLAB to displays the optimal placement and routing results. The results show that the effectiveness of improved algorithm, which has a guiding significance for the chip placement and routing.
引用
收藏
页码：1577 / 1579
页数：3
相关论文
共 50 条
  • [41] Low-power multi-chip module and board-level links for data transfer
    Carson, RF
    Hardin, TL
    Warren, ME
    Lear, KL
    Lovejoy, ML
    Seigal, PK
    Craft, DC
    Enquist, PJ
    OPTOELECTRONIC INTERCONNECTS AND PACKAGING IV, 1997, 3005 : 99 - 109
  • [42] Research on the Cleaning Machine Suitable for the In-Package Board-Level Stacking Structure
    Gao, Mingqi
    Zhang, Yagang
    Lu, Qian
    Zhang, Jian
    Wu, Ran
    Wang, Yonghui
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [43] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [44] Remote Inter-Chip Power Analysis Side-Channel Attacks at Board-Level
    Schellenberg, Falk
    Gnad, Dennis R. E.
    Moradi, Amir
    Tahoori, Mehdi B.
    2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
  • [45] Multi-phase CGH design of reconfigurable chip or board level optical interconnection
    Fang, HB
    Eshraghian, K
    Pfleiderer, HJ
    APOC 2003: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS; OPTICAL TRANSMISSION, SWITCHING, AND SUBSYSTEMS, 2004, 5281 : 506 - 511
  • [46] Optimal design towards enhancement of board-level thermomechanical reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 104 - 110
  • [47] ILP-based board-level routing of multi-terminal nets for prototyping reconfigurable interconnect
    Kirschbaum, A
    Becker, J
    Glesner, M
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 659 - 670
  • [48] Single-mode glass waveguide technology for optical inter-chip communication on board-level
    Brusberg, Lars
    Neitz, Marcel
    Schroeder, Henning
    OPTOELECTRONIC INTERCONNECTS XII, 2012, 8267
  • [49] Board-level Solder Joint Reliability of QFN Packages with Enclosure and Placement Effects in Various Form Factors
    Lau, Chun-Sean
    Hilmi, Ahmad Faridzul
    Ye, Ning
    Yang, Bo
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1482 - 1488
  • [50] Optimization of thermomechanical reliability of board-level flip-chip packages implemented with organic or silicon substrates
    Wang, Tong Hong
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (02): : 174 - 179
12345