Research of chip placement and routing algorithms for Board-level Photoelectric Interconnection

被引:0
|
作者
Liu, Jian [1 ]
Wu, Zhaohua [1 ]
机构
[1] Guilin Univ Elect Technol, Sch Elect & Mech Engn, Guilin 541004, Peoples R China
关键词
Board-level photoelectric interconnection; placement and routing algorithms; Genetic algorithm; Intelligent discern point algorithm;
D O I
10.4028/www.scientific.net/AMM.556-562.1577
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This document improved genetic algorithm and Intelligent discern points algorithmin chip placement and routing for Board-level photoelectric interconnection, by comparisonofthe algorithm results to verify the effectiveness and practicality of the improved algorithm. First introduced the features of chip placement and routing for Board-level Photoelectric Interconnection. Then describes the improved method of genetic algorithms and intelligent discern points algorithms. Finally, implement algorithm by C language on VC6.0++ platform, while the data import MATLAB to displays the optimal placement and routing results. The results show that the effectiveness of improved algorithm, which has a guiding significance for the chip placement and routing.
引用
收藏
页码:1577 / 1579
页数:3
相关论文
共 50 条
  • [31] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
  • [32] Interposer Connection Reliability using Double-Side Solder Bump for Board-Level Vertical Interconnection'
    Li, Yue
    Hang, Chunjin
    Tian, Yanhong
    Liu, Wei
    Wang, Chunqing
    Guo, Xuguang
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 501 - 504
  • [33] Board-level optical interconnection and signal distribution using embedded thin-film optoelectronic devices
    Cho, SY
    Seo, SW
    Jokerst, NM
    Brooke, MA
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2004, 22 (09) : 2111 - 2118
  • [34] Electro-optical integration for VCSEL-based board-level optical chip-to-chip communication
    Nieweglowski, Krzysztof
    Tiedje, Tobias
    Schoeniger, David
    Henker, Ronny
    Ellinger, Frank
    Bock, Karlheinz
    OPTICAL FIBERS AND THEIR APPLICATIONS 2017, 2017, 10325
  • [35] Fabrication and Loss Characteristics Analysis of Multimode Curved Polymer Waveguide for Compact Board-Level Optical Interconnection
    Tengfei, Yao
    Rongchao, Huang
    Hailong, Liao
    Guodong, Wang
    Hua, Miao
    Xiaofeng, Liu
    ACTA OPTICA SINICA, 2024, 44 (21)
  • [36] Integrated waveguide microoptic elements for 3D routing in board-level optical interconnects
    Glebov, Alexei L.
    Lee, Michael G.
    Aoki, Shigenori
    Kudzuma, David
    Roman, James
    Peters, Michael
    Huang, Lidu
    Zhou, D. Steve
    Yokouchi, Kishio
    PHOTONICS PACKAGING AND INTEGRATION VI, 2006, 6126
  • [37] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [38] Optimization of board-level thermomechanical reliability of high performance flip-chip package assembly
    Wang, Tong Hong
    Wang, Ching-Chun
    Lai, Yi-Shao
    Chang, Kuo-Chin
    Lee, Chien-Hsun
    MICROELECTRONIC ENGINEERING, 2008, 85 (04) : 659 - 664
  • [39] Optical-I/O packaging technology for chip- and board-level optical interconnects
    Ishii, YZ
    APOC 2002: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS, OPTICAL SWITCHING AND OPTICAL INTERCONNECTION II, 2002, 4907 : 195 - 202
  • [40] 1ST COMPLETE FUTUREBUS + CHIP SET OPENS DOOR FOR BOARD-LEVEL IMPLEMENTATIONS
    ANDREWS, W
    COMPUTER DESIGN, 1990, 29 (11): : 38 - &