Research of chip placement and routing algorithms for Board-level Photoelectric Interconnection

被引：0

作者：

Liu, Jian ^{[1
]}

Wu, Zhaohua ^{[1
]}

机构：

[1] Guilin Univ Elect Technol, Sch Elect & Mech Engn, Guilin 541004, Peoples R China

来源：

MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY | 2014年 / 556-562卷

关键词：

Board-level photoelectric interconnection; placement and routing algorithms; Genetic algorithm; Intelligent discern point algorithm;

D O I：

10.4028/www.scientific.net/AMM.556-562.1577

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This document improved genetic algorithm and Intelligent discern points algorithmin chip placement and routing for Board-level photoelectric interconnection, by comparisonofthe algorithm results to verify the effectiveness and practicality of the improved algorithm. First introduced the features of chip placement and routing for Board-level Photoelectric Interconnection. Then describes the improved method of genetic algorithms and intelligent discern points algorithms. Finally, implement algorithm by C language on VC6.0++ platform, while the data import MATLAB to displays the optimal placement and routing results. The results show that the effectiveness of improved algorithm, which has a guiding significance for the chip placement and routing.

引用

页码：1577 / 1579

页数：3

共 50 条

[21] Board-Level Hardware Trojan Detection Using on-Chip Touch Sensor
Kinugawa, Masahiro
Hayashi, Yuichi
IEEE International Symposium on Electromagnetic Compatibility, 2022, 2022-September : 168 - 171
[22] Board-Level Hardware Trojan Detection Using on-Chip Touch Sensor
Kinugawa, Masahiro
Hayashi, Yuichi
2022 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE 2022), 2022, : 168 - 171
[23] Evaluation of graded index glass waveguides for board-level WDM optical chip-to-chip communications
Schrage, J.
Stuebbe, O.
Brusberg, L.
Soenmez, Y.
Schroeder, H.
Schuhmann, R.
OPTOELECTRONIC INTERCONNECTS AND COMPONENT INTEGRATION XI, 2011, 7944
[24] Efficient routing of board-level optical clocks for ultra high-speed systems
Seo, CS
Chatterjee, A
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (06) : 1310 - 1317
[25] Graph-Based Power Network Routing for Board-Level High Performance Systems
Bairamkulov, Rassul
Friedman, Eby G.
Roy, Abinash
Nagarajan, Mali
Srinivas, Vaishnav
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[26] Performance-driven board-level routing for FPGA-based logic emulation
Mak, WK
Wong, DF
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 199 - 201
[27] Demonstration of Board-Level Optical Link with Ceramic Optoelectronic Multi-Chip Module
Nieweglowski, Krzysztof
Rieske, Ralf
Wolter, Klaus-Juergen
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1879 - 1886
[28] Prediction of board-level reliability of chip-scale packages under consecutive drops
Yeh, CL
Lai, YS
Kao, CL
PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 73 - 80
[29] Pad Finish Related Board-Level Solder Joint Reliability Research
Chen Zhengrong
Zhou Jianwei
Fu Xingming
Jaisung, Lee
2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1039 - 1042
[30] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
Sano, Masafumi
Chou, Chan-Yen
Hung, Tuan-Yu
Yang, Shin-Yueh
Chiang, Kuo-Ning
EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188

← 1 2 3 4 5 →