Detailed and Highly Parallelizable Cycle-Accurate Network-on-Chip Simulation on GPGPU

被引：0

作者：

Charif, Amir ^{[1
]}

Coelho, Alexandre ^{[1
]}

Zergainoh, Nacer-Eddine ^{[1
]}

Nicolaidis, Michael ^{[1
]}

机构：

[1] Univ Grenoble Alpes, TIMA Lab, Grenoble, France

来源：

2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As the number of processing elements in modern chips keeps increasing, the evaluation of new designs will need to account for various challenges at the NoC level. To cope with the impractically long run times when simulating large NoCs, we introduce a novel GPU-based parallel simulation method that can speed up simulations by over 250x, while offering RTL-like accuracy. These promising results make our simulation method ideal for evaluating future NoCs comprising thousands of nodes.

引用

页码：672 / 677

页数：6

共 50 条

[41] Simulation and Performance Evaluation of a Network-on-Chip Architecture based on SystemC
Thanh-Vu Le-Van
Xuan-Tu Tran
Dien-Tap Ngo
2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 170 - 175
[42] Cycle-accurate performance evaluation of parallel Jpeg2000 on a multiprocessor system-on-chip platform
Smorfa, Simone
Olivieri, Mauro
IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 2917 - +
[43] QSim: Framework for Cycle-accurate Simulation on Out-of-Order Processors based on QEMU
Luo, Yan
Li, Ying
Yuan, Xinyu
Yin, Rong
PROCEEDINGS OF THE 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2012), 2012, : 1010 - 1015
[44] Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL
Hansen, Simen Gimle
Koch, Dirk
Torresen, Jim
2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
[45] An Accurate and Scalable Analytic Model for Round-Robin Arbitration in Network-on-Chip
Fischer, Erik
Fettweis, Gerhard P.
2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013), 2013,
[46] DNOC: An Accurate and Fast Virtual Channel and Deflection Routing Network-On-Chip Simulator
Oxman, Gadi
Weiss, Shlomo
2015 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS AND SOFTWARE (ISPASS), 2015, : 193 - 202
[47] A highly efficient behavioural model of router for network-on-chip with link aggregation
Korotkyi, Ievgen
Lysenko, Oleksandr
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2013, 5 (1-2) : 3 - 12
[48] Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA
Van Chu, Thiem
Sato, Shimpei
Kise, Kenji
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (04)
[49] Cycle-Accurate Full System Simulation for CPU plus GPU plus HBM Computing Platform
Paik, Yoonah
Han, Miseon
Choi, Kyu Hyun
Kim, Minseong
Kim, Seon Wook
2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, : 342 - 343
[50] PANACA: An Open-Source Configurable Network-on-Chip Simulation Platform
Haase, Julian
Gross, Alexander
Feichter, Maximilian
Goehringer, Diana
2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,

← 1 2 3 4 5 →