Detailed and Highly Parallelizable Cycle-Accurate Network-on-Chip Simulation on GPGPU

被引：0

作者：

Charif, Amir ^{[1
]}

Coelho, Alexandre ^{[1
]}

Zergainoh, Nacer-Eddine ^{[1
]}

Nicolaidis, Michael ^{[1
]}

机构：

[1] Univ Grenoble Alpes, TIMA Lab, Grenoble, France

来源：

2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As the number of processing elements in modern chips keeps increasing, the evaluation of new designs will need to account for various challenges at the NoC level. To cope with the impractically long run times when simulating large NoCs, we introduce a novel GPU-based parallel simulation method that can speed up simulations by over 250x, while offering RTL-like accuracy. These promising results make our simulation method ideal for evaluating future NoCs comprising thousands of nodes.

引用

页码：672 / 677

页数：6

共 50 条

[31] Optical network-on-chip (ONoC) architectures: a detailed analysis of optical router designs
Yasin Asadi
Journal of Semiconductors, 2025, 46 (03) : 19 - 55
[32] A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom
Wang, Xiaolu
Gu, Huaxi
Yang, Yintang
Wang, Kun
Hao, Qinfen
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (12) : 3424 - 3436
[33] Accurate and High-Speed Asynchronous Network-on-Chip Simulation Using Physical Wire-Delay Information
Hanyu, Takahiro
Watanabe, Yuma
Matsumoto, Atsushi
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 266 - 271
[34] Fast cycle-accurate behavioral simulation for pipelined processors using early pipeline evaluation
Park, IC
Kang, S
Yi, Y
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 138 - 141
[35] Modeling and Simulation of Network-on-Chip Routing Algorithm Based on OPNET
Li, Fei
Gao, Wanjia
Chen, Liangchang
Liu, Wenyi
2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), 2020, : 323 - 327
[36] An Enhanced Network-on-Chip Simulation for Cluster-Based Routing
Hassan, Ahmed S.
Morgan, Ahmed A.
El-Kharashi, M. Watheq
11TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2016) / THE 13TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2016) / AFFILIATED WORKSHOPS, 2016, 94 : 410 - 417
[37] Sampling-based Approaches to Accelerate Network-on-Chip Simulation
Dai, Wenbo
Jerger, Natalie Enright
2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 41 - 48
[38] FTNoCSim: A new Simulation platform for Evaluating Network-on-Chip Reliability
Kadri, Nassima
Yahiaoui, Ala Eddine
Kandi, Mohamed Mehdi
Koudil, Mouloud
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 421 - 424
[39] Design and Simulation of Ring Network-on-Chip for Different Configured Nodes
Jain, Arpit
Dwivedi, Rakesh Kumar
Alshazly, Hammam
Kumar, Adesh
Bourouis, Sami
Kaur, Manjit
CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 71 (02): : 4085 - 4100
[40] Network-on-chip modeling for system-level multiprocessor simulation
Madsen, J
Mahadevan, S
Virk, K
Gonzalez, M
RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274

← 1 2 3 4 5 →